{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T14:20:39Z","timestamp":1783606839869,"version":"3.55.0"},"reference-count":19,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107332","type":"journal-article","created":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T23:28:42Z","timestamp":1782170922000},"page":"107332","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A novel SOI LDMOS with multi-dimensional electron accumulation for ultra-low ON-resistance"],"prefix":"10.1016","volume":"175","author":[{"given":"Wenshu","family":"Luo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weizhong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Wan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haifeng","family":"Qin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongsheng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haishi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107332_bib1","series-title":"2000 IEEE 12th International Symposium on Power Semiconductor Devices and ICs, Toulouse, France","first-page":"11","article-title":"A review of RESURF technology","author":"Ludikhuize","year":"2000"},{"issue":"1","key":"10.1016\/j.mejo.2026.107332_bib2","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1109\/TED.2023.3330456","article-title":"Specific on-resistance reduction for the LDMOS using separated composite dielectric trenches","volume":"71","author":"Yao","year":"2024","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2026.107332_bib3","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/T-ED.1979.19416","article-title":"Optimum doping profile for minimum ohmic resistance and high-breakdown voltage","volume":"26","author":"Hu","year":"1979","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"10","key":"10.1016\/j.mejo.2026.107332_bib4","doi-asserted-by":"crossref","first-page":"455","DOI":"10.1109\/55.43098","article-title":"Power semiconductor device figure of merit for high-frequency applications","volume":"10","author":"Baliga","year":"1989","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107332_bib5","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105573","article-title":"A novel LDMOS with optimized electric field distribution to eliminate substrate assisted depletion effect","volume":"128","author":"Zhu","year":"2022","journal-title":"Microelectron. J."},{"issue":"1","key":"10.1016\/j.mejo.2026.107332_bib6","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/s12633-019-00118-4","article-title":"Compact modeling of Fin-LDMOS transistor based on the surface potential","volume":"12","author":"Pak","year":"2020","journal-title":"Silicon"},{"issue":"6","key":"10.1016\/j.mejo.2026.107332_bib7","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/TED.2019.2910126","article-title":"A split triple-gate power LDMOS with improved static-state and switching performance","volume":"66","author":"Wei","year":"2019","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"10R","key":"10.1016\/j.mejo.2026.107332_bib8","doi-asserted-by":"crossref","first-page":"6254","DOI":"10.1143\/JJAP.36.6254","article-title":"Theory of semiconductor superjunction devices","volume":"36","author":"Fujihira","year":"1997","journal-title":"Jpn. J. Appl. Phys."},{"issue":"1","key":"10.1016\/j.mejo.2026.107332_bib9","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/TED.2023.3338606","article-title":"Experiments of a novel low-voltage LDMOS with ultrashallow low-resistance path modulated by bulk superjunction","volume":"71","author":"Zhang","year":"2023","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"4","key":"10.1016\/j.mejo.2026.107332_bib10","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1007\/s43236-022-00387-0","article-title":"A lateral superjunction SOI LDMOS with double-conductive channels","volume":"22","author":"Chen","year":"2022","journal-title":"J. Power Electron."},{"issue":"4","key":"10.1016\/j.mejo.2026.107332_bib11","doi-asserted-by":"crossref","first-page":"1637","DOI":"10.1109\/TED.2016.2533022","article-title":"High-voltage thin-SOI LDMOS with ultralow ON-resistance and even temperature characteristic","volume":"63","author":"Wei","year":"2016","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107332_bib12","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/JEDS.2023.3337341","article-title":"Design and simulation optimization of an ultra-low specific on-resistance LDMOS device","volume":"12","author":"Yu","year":"2023","journal-title":"IEEE J. Electron Devices Soc."},{"issue":"12","key":"10.1016\/j.mejo.2026.107332_bib13","doi-asserted-by":"crossref","first-page":"6286","DOI":"10.1109\/TED.2021.3118331","article-title":"A bulk full-gate SOI-LDMOS device with bulk channel and electron accumulation effect","volume":"68","author":"Chen","year":"2021","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"7","key":"10.1016\/j.mejo.2026.107332_bib14","doi-asserted-by":"crossref","first-page":"910","DOI":"10.1109\/LED.2017.2701354","article-title":"Ultra-low on-resistance LDMOS with multi-plane electron accumulation layers","volume":"38","author":"Ge","year":"2017","journal-title":"IEEE Electron Device Lett."},{"issue":"12","key":"10.1016\/j.mejo.2026.107332_bib15","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1109\/16.887014","article-title":"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm","volume":"47","author":"Hisamoto","year":"2000","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107332_bib16","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106333","article-title":"A semi-cellular Z-type gate SOI-LDMOS with improved gate control capability","volume":"151","author":"Chen","year":"2024","journal-title":"Microelectron. J."},{"issue":"10","key":"10.1016\/j.mejo.2026.107332_bib17","doi-asserted-by":"crossref","DOI":"10.1088\/1361-6641\/ae0e41","article-title":"An S-type folded channel LDMOS for decreased specific on-resistance Ron-sp","volume":"40","author":"Yan","year":"2025","journal-title":"Semicond. Sci. Technol."},{"issue":"9","key":"10.1016\/j.mejo.2026.107332_bib18","doi-asserted-by":"crossref","first-page":"2161","DOI":"10.1109\/16.944211","article-title":"Optimal ON-resistance versus breakdown voltage tradeoff in superjunction power devices: a novel analytical model","volume":"48","author":"Strollo","year":"2002","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107332_bib19","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.105860","article-title":"Multi-dimensional accumulation gate LDMOS with ultra-low specific on-resistance","volume":"138","author":"Wu","year":"2023","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002882?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002882?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T13:44:00Z","timestamp":1783604640000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002882"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":19,"alternative-id":["S1879239126002882"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107332","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A novel SOI LDMOS with multi-dimensional electron accumulation for ultra-low ON-resistance","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107332","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107332"}}