{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T03:53:42Z","timestamp":1785902022196,"version":"3.56.0"},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T00:00:00Z","timestamp":1781913600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Forschung, Technologie und Raumfahrt","doi-asserted-by":"publisher","award":["16KISK036K"],"award-info":[{"award-number":["16KISK036K"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107333","type":"journal-article","created":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T23:33:44Z","timestamp":1781912024000},"page":"107333","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A tunable 8-to-10-bit 140-to-80-MS\/s split-capacitor SAR ADC with a time-lag-controlled SAR logic and a power-scalable comparator"],"prefix":"10.1016","volume":"175","author":[{"given":"Mohammad","family":"Bayazi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renato","family":"Negra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/j.mejo.2026.107333_b1","doi-asserted-by":"crossref","first-page":"2180","DOI":"10.1109\/JSSC.2013.2262738","article-title":"An event-driven clockless level-crossing ADC with signal-dependent adaptive resolution","volume":"48","author":"Weltin-Wu","year":"2013","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"10.1016\/j.mejo.2026.107333_b2","first-page":"1173","article-title":"An ultra-low-power time-domain level-crossing ADC with adaptive sampling rate","volume":"72","author":"Jiang","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"11","key":"10.1016\/j.mejo.2026.107333_b3","doi-asserted-by":"crossref","first-page":"3461","DOI":"10.1109\/JSEN.2017.2680472","article-title":"A power-efficient mixed-signal smart ADC design with adaptive resolution and variable sampling rate for low-power applications","volume":"17","author":"Chen","year":"2017","journal-title":"IEEE Sensors J."},{"key":"10.1016\/j.mejo.2026.107333_b4","article-title":"A reconfigurable 8-to-12-b 10-MS\/s energy-efficient two-step ADC","volume":"137","author":"Li","year":"2023","journal-title":"Microelectron. J."},{"issue":"1","key":"10.1016\/j.mejo.2026.107333_b5","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/TCSI.2017.2720629","article-title":"A reconfigurable 10-to-12-b 80-to-20-MS\/s bandwidth scalable SAR ADC","volume":"65","author":"Shen","year":"2018","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"2","key":"10.1016\/j.mejo.2026.107333_b6","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1109\/TBCAS.2011.2145418","article-title":"Adaptive resolution ADC array for an implantable neural sensor","volume":"5","author":"O\u2019Driscoll","year":"2011","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"11","key":"10.1016\/j.mejo.2026.107333_b7","doi-asserted-by":"crossref","first-page":"2645","DOI":"10.1109\/JSSC.2015.2466475","article-title":"A 10 bit 320 MS\/s low-cost SAR ADC for IEEE 802.11ac applications in 20 nm CMOS","volume":"50","author":"Liu","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107333_b8","doi-asserted-by":"crossref","unstructured":"S. Henthorn, R. Mohammadkhani, T. O\u2019Farrell, K.L. Ford, The effect of ADC resolution on concurrent, multiband, direct RF sampling receivers, in: 2021 IEEE Global Communications Conference, GLOBECOM, Madrid, Spain, 2021.","DOI":"10.1109\/GLOBECOM46510.2021.9685641"},{"issue":"1","key":"10.1016\/j.mejo.2026.107333_b9","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/JSSC.2024.3412090","article-title":"A 12-bit 1.5-GS\/s single-channel pipelined SAR ADC with a pipelined residue amplification stage","volume":"60","author":"Shen","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107333_b10","doi-asserted-by":"crossref","unstructured":"S. Han, K. Ding, T. Cao, Z. Li, Z. Xu, A 14-bit 500-MS\/s Pipelined-SAR ADC in 28-nm CMOS with Foreground and Background Calibration, in: 2022 7th International Conference on Integrated Circuits and Microsystems, ICICM, Xi\u2019an, China, 2022.","DOI":"10.1109\/ICICM56102.2022.10011237"},{"issue":"10","key":"10.1016\/j.mejo.2026.107333_b11","doi-asserted-by":"crossref","first-page":"2883","DOI":"10.1109\/JSSC.2023.3272640","article-title":"A 12-bit 260-MS\/s pipelined-SAR ADC with ring-TDC-based fine quantizer for automatic cross-domain scale alignment","volume":"58","author":"Zhao","year":"2023","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/j.mejo.2026.107333_b12","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MSSC.2015.2442372","article-title":"A tale of two ADCs: Pipelined versus SAR","volume":"7","author":"Razavi","year":"2015","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"11","key":"10.1016\/j.mejo.2026.107333_b13","doi-asserted-by":"crossref","first-page":"2685","DOI":"10.1109\/TCSI.2015.2477580","article-title":"A reconfigurable 5-to-14 bit SAR ADC for battery-powered medical instrumentation","volume":"62","author":"Fateh","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"6","key":"10.1016\/j.mejo.2026.107333_b14","doi-asserted-by":"crossref","first-page":"1453","DOI":"10.1109\/JSSC.2013.2254551","article-title":"A resolution-reconfigurable 5-to-10-bit 0.4-to-1 v power scalable SAR ADC for sensor applications","volume":"48","author":"Yip","year":"2013","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"10.1016\/j.mejo.2026.107333_b15","doi-asserted-by":"crossref","first-page":"1173","DOI":"10.1109\/JSSC.2014.2309086","article-title":"A 70 dB DR 10 b 0-to-80 MS\/s current-integrating SAR ADC with adaptive dynamic range","volume":"49","author":"Malki","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"10.1016\/j.mejo.2026.107333_b16","first-page":"544","article-title":"An 8-to-12-bit resolution-reconfigurable SAR ADC with fast-window-switching technique","volume":"72","author":"Liang","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2026.107333_b17","doi-asserted-by":"crossref","unstructured":"H. Zhuang, Q. Cao, X. Peng, H. Tang, A Bootstrapped Switch with Accelerated Rising Speed and Reduced On-Resistance, in: 2021 IEEE International Symposium on Circuits and Systems, ISCAS, Daegu, Korea, 2021.","DOI":"10.1109\/ISCAS51556.2021.9401785"},{"issue":"4","key":"10.1016\/j.mejo.2026.107333_b18","doi-asserted-by":"crossref","first-page":"1101","DOI":"10.1109\/JSSC.2016.2632300","article-title":"A 56-Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm finfet","volume":"52","author":"Frans","year":"2017","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/j.mejo.2026.107333_b19","doi-asserted-by":"crossref","first-page":"689","DOI":"10.1109\/TCSI.2014.2377431","article-title":"A 6-to-10-bit 0.5 V-to-0.9 v reconfigurable 2 MS\/s power scalable SAR adc in 0.18 \u03bc m CMOS","volume":"62","author":"Zhu","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"7","key":"10.1016\/j.mejo.2026.107333_b20","doi-asserted-by":"crossref","first-page":"1902","DOI":"10.1109\/JSSC.2018.2820147","article-title":"A 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise","volume":"53","author":"Bindra","year":"2018","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107333_b21","article-title":"A 16-bit 2MSPS pipelined SAR ADC with digital background calibration in 0.18\u03bcm CMOS","volume":"173","author":"Xu","year":"2026","journal-title":"Microelectron J."},{"issue":"3","key":"10.1016\/j.mejo.2026.107333_b22","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1109\/JSSC.2025.3526595","article-title":"A 5-MS\/s 16-bit low-noise and low-power split sampling SAR ADC with eased driving burden","volume":"60","author":"Huang","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"10.1016\/j.mejo.2026.107333_b23","doi-asserted-by":"crossref","first-page":"3084","DOI":"10.1109\/TCSI.2024.3496490","article-title":"An 11-bit 360-MS\/s pipelined SAR ADC with feedback factor compensation using a dynamic negative-c-assisted residue amplifier","volume":"72","author":"Kwon","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"10","key":"10.1016\/j.mejo.2026.107333_b24","doi-asserted-by":"crossref","first-page":"3965","DOI":"10.1109\/TCSI.2022.3184010","article-title":"A 10-bit 100-MS\/s SAR ADC with always-on reference ripple cancellation","volume":"69","author":"Shen","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107333_b25","first-page":"1","article-title":"A 12-bit 40-MS\/s pipelined SAR ADC for ultrasonic nondestructive testing applications","volume":"75","author":"Liang","year":"2026","journal-title":"IEEE Trans. Instrum. Meas."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002894?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002894?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T03:33:43Z","timestamp":1785900823000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002894"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":25,"alternative-id":["S1879239126002894"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107333","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A tunable 8-to-10-bit 140-to-80-MS\/s split-capacitor SAR ADC with a time-lag-controlled SAR logic and a power-scalable comparator","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107333","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 The Authors. Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"107333"}}