{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T14:20:30Z","timestamp":1783606830585,"version":"3.55.0"},"reference-count":57,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100012659","name":"Foundation for Innovative Research Groups of the National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107337","type":"journal-article","created":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T00:07:53Z","timestamp":1781827673000},"page":"107337","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A design and comprehensive simulation of a channel-all-around FeFET for high density memory application"],"prefix":"10.1016","volume":"175","author":[{"given":"Xiu","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongrui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Di","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kai","family":"Xiong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bing","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Genquan","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"38","key":"10.1016\/j.mejo.2026.107337_bib1","doi-asserted-by":"crossref","first-page":"42449","DOI":"10.1021\/acsami.0c10184","article-title":"Nonvolatile multistates memories for high-density data storage","volume":"12","author":"Cao","year":"2020","journal-title":"ACS Appl. Mater. Interfaces"},{"key":"10.1016\/j.mejo.2026.107337_bib2","series-title":"2007 IEEE Symposium on VLSI Technology","first-page":"14","article-title":"Bit cost scalable technology with punch and plug process for ultra high density flash memory","author":"Tanaka","year":"2007"},{"issue":"1","key":"10.1016\/j.mejo.2026.107337_bib3","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/JSSC.2014.2352293","article-title":"Three-dimensional 128 Gb MLC vertical NAND flash memory with 24-WL stacked layers and 50 MB\/s high-speed programming","volume":"50","author":"Park","year":"2015","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107337_bib4","series-title":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","first-page":"420","article-title":"A 34MB\/s-Program-Throughput 16Gb MLC NAND with all-bitline architecture in 56nm","author":"Cernea","year":"2008"},{"key":"10.1016\/j.mejo.2026.107337_bib5","series-title":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","first-page":"506","article-title":"A 16Gb 3b\/cell NAND flash memory in 56nm with 8MB\/s write rate","author":"Li","year":"2008"},{"key":"10.1016\/j.mejo.2026.107337_bib6","series-title":"2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","first-page":"430","article-title":"A 120mm2 16Gb 4-MLC NAND flash memory with 43nm CMOS technology","author":"Kanda","year":"2008"},{"key":"10.1016\/j.mejo.2026.107337_bib7","series-title":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","first-page":"246","article-title":"A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS","author":"Zeng","year":"2009"},{"key":"10.1016\/j.mejo.2026.107337_bib8","series-title":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","first-page":"246","article-title":"A 5.6MB\/s 64Gb 4b\/Cell NAND flash memory in 43nm CMOS","author":"Trinh","year":"2009"},{"key":"10.1016\/j.mejo.2026.107337_bib9","series-title":"2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers","first-page":"242","article-title":"A 113mm2 32Gb 3b\/cell NAND flash memory","author":"Futatsuyama","year":"2009"},{"issue":"1","key":"10.1016\/j.mejo.2026.107337_bib10","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/JSSC.2010.2084450","article-title":"A 32-Gb MLC NAND flash memory with vth endurance enhancing schemes in 32 nm CMOS","volume":"46","author":"Lee","year":"2011","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107337_bib11","series-title":"2010 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"444","article-title":"A 3bit\/cell 32Gb NAND flash memory at 34nm with 6MB\/s program throughput and with dynamic 2b\/cell blocks configuration mode for a program throughput increase up to 13MB\/s","author":"Marotta","year":"2010"},{"key":"10.1016\/j.mejo.2026.107337_bib12","series-title":"2010 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"442","article-title":"A 159mm2 32nm 32Gb MLC NAND-flash memory with 200MB\/s asynchronous DDR interface","author":"Kim","year":"2010"},{"key":"10.1016\/j.mejo.2026.107337_bib13","series-title":"2011 IEEE International Solid-State Circuits Conference","first-page":"202","article-title":"A 32Gb MLC NAND flash memory with Vth margin-expanding schemes in 26nm CMOS","author":"Kim","year":"2011"},{"key":"10.1016\/j.mejo.2026.107337_bib14","series-title":"2011 IEEE International Solid-State Circuits Conference","first-page":"212","article-title":"A 7MB\/s 64Gb 3-bit\/cell DDR NAND flash memory in 20nm-node technology","author":"Park","year":"2011"},{"key":"10.1016\/j.mejo.2026.107337_bib15","series-title":"2011 IEEE International Solid-State Circuits Conference","first-page":"198","article-title":"A 151mm2 64Gb MLC NAND flash memory in 24nm CMOS technology","author":"Fukuda","year":"2011"},{"key":"10.1016\/j.mejo.2026.107337_bib16","series-title":"2012 IEEE International Solid-State Circuits Conference","first-page":"430","article-title":"A 64Gb 533Mb\/s DDR interface MLC NAND flash in sub-20nm technology","author":"Lee","year":"2012"},{"key":"10.1016\/j.mejo.2026.107337_bib17","series-title":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","first-page":"218","article-title":"A 128Gb 3b\/cell NAND flash design using 20nm planar-cell technology","author":"Naso","year":"2013"},{"key":"10.1016\/j.mejo.2026.107337_bib18","series-title":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","first-page":"326","article-title":"19.1 A 128Gb MLC NAND-flash device using 16nm planar cell","author":"Helm","year":"2014"},{"key":"10.1016\/j.mejo.2026.107337_bib19","series-title":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","first-page":"328","article-title":"19.2 A 93.4mm2 64Gb MLC NAND-flash memory with 16nm CMOS technology","author":"Choi","year":"2014"},{"key":"10.1016\/j.mejo.2026.107337_bib20","first-page":"128","article-title":"A low-power 64Gb MLC NAND-flash memory in 15nm","author":"Sako","year":"2015","journal-title":"ISSCC"},{"key":"10.1016\/j.mejo.2026.107337_bib21","series-title":"2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers","first-page":"1","article-title":"7.2 A 128Gb 3b\/cell V-NAND flash memory with 1Gb\/s I\/O rate","author":"Im","year":"2015"},{"key":"10.1016\/j.mejo.2026.107337_bib22","series-title":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"142","article-title":"7.7 A 768Gb 3b\/cell 3D-floating-gate NAND flash memory","author":"Tanaka","year":"2016"},{"key":"10.1016\/j.mejo.2026.107337_bib23","series-title":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"196","article-title":"11.1 A 512Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology","author":"Yamashita","year":"2017"},{"key":"10.1016\/j.mejo.2026.107337_bib24","series-title":"2017 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"196","article-title":"11.4 A 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory","author":"Kim","year":"2017"},{"key":"10.1016\/j.mejo.2026.107337_bib25","series-title":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"340","article-title":"A 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput","author":"Lee","year":"2018"},{"key":"10.1016\/j.mejo.2026.107337_bib26","series-title":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"336","article-title":"A 512Gb 3b\/Cell 3D flash memory on a 96-word-line-layer technology","author":"Maejima","year":"2018"},{"issue":"1","key":"10.1016\/j.mejo.2026.107337_bib27","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/JSSC.2019.2941758","article-title":"A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology","volume":"55","author":"Shibata","year":"2019","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107337_bib28","series-title":"2019 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"218","article-title":"13.5 A 512Gb 3-bit\/cell 3D flash memory on 128-wordline-layer with 132MB\/s write performance featuring circuit-under-array technology","author":"Siau","year":"2019"},{"key":"10.1016\/j.mejo.2026.107337_bib29","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/ISSCC42613.2021.9366003","article-title":"30.4 a 1Tb 3b\/cell 3D-flash memory in a 170+ word-line-layer technology","volume":"64","author":"Higuchi","year":"2021","journal-title":"2021 IEEE Int. Solid-State Circ. Conf. (ISSCC)"},{"key":"10.1016\/j.mejo.2026.107337_bib30","series-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)","first-page":"220","article-title":"13.2 a 1tb 4b\/cell 96-stacked-wl 3d nand flash memory with 30mb\/s program throughput using peripheral circuit under memory cell array technique","author":"Huh","year":"2020"},{"key":"10.1016\/j.mejo.2026.107337_bib31","series-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"424","article-title":"30.2 a 1tb 4b\/cell 144-tier floating-gate 3d-nand flash memory with 40mb\/s program throughput and 13.8 gb\/mm2 bit density","volume":"vol. 64","author":"Khakifirooz","year":"2021"},{"key":"10.1016\/j.mejo.2026.107337_bib32","series-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"422","article-title":"30.1 A 176-stacked 512Gb 3b\/cell 3D-NAND flash with 10.8 Gb\/mm2 density with a peripheral circuit under cell array architecture","volume":"vol. 64","author":"Park","year":"2021"},{"issue":"15","key":"10.1016\/j.mejo.2026.107337_bib33","doi-asserted-by":"crossref","first-page":"6703","DOI":"10.3390\/app11156703","article-title":"Architecture and process integration overview of 3D NAND flash technologies","volume":"11","author":"Lee","year":"2021","journal-title":"Appl. Sci."},{"key":"10.1016\/j.mejo.2026.107337_bib34","article-title":"Impact of temperature on a ferroelectric interface negative capacitance double gate junctionless accumulation mode field effect transistor-compact model","volume":"479","author":"Yadav","year":"2023","journal-title":"Proceed. Royal Soc. A"},{"issue":"5","key":"10.1016\/j.mejo.2026.107337_bib35","doi-asserted-by":"crossref","first-page":"2674","DOI":"10.1109\/TDEI.2025.3538754","article-title":"Analytical modeling of temperature-resilient cylindrical gate engineered ferroelectric nanowire field-effect transistor","volume":"32","author":"Kaul","year":"2025","journal-title":"IEEE Trans. Dielectr. Electr. Insul."},{"key":"10.1016\/j.mejo.2026.107337_bib36","first-page":"684","article-title":"Gate engineered ferroelectric junctionless BioFET for label-free detection of biomolecules","volume":"53","author":"Yadav","year":"2023","journal-title":"J. Electron. Mater."},{"key":"10.1016\/j.mejo.2026.107337_bib37","doi-asserted-by":"crossref","first-page":"3769","DOI":"10.1007\/s12633-021-01537-y","article-title":"Junctionless accumulation mode ferroelectric FET (JAM-FE-FET) for high frequency digital and analog applications","volume":"14","author":"Yadav","year":"2022","journal-title":"Silicon"},{"key":"10.1016\/j.mejo.2026.107337_bib38","series-title":"2018 IEEE International Electron Devices Meeting (IEDM)","first-page":"28.7.1","article-title":"3nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications","author":"Bae","year":"2018"},{"key":"10.1016\/j.mejo.2026.107337_bib39","series-title":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"494","article-title":"29.2 A 0.021\u03bcm2 high-density SRAM in Intel-18A-RibbonFET technology with PowerVia-Backside power delivery","volume":"vol. 68","author":"Wang","year":"2025"},{"key":"10.1016\/j.mejo.2026.107337_bib40","series-title":"2024 IEEE International Reliability Physics Symposium (IRPS)","first-page":"1","article-title":"Investigation of read disturb for Hf0.5Zr0.502 ferroelectric field-effect transistors based neuromorphic applications","author":"Li","year":"2024"},{"key":"10.1016\/j.mejo.2026.107337_bib41","series-title":"2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"1","article-title":"First demonstration of stacked 2T0C-DRAM bit-cell constructed by two-layers of vertical channel-all-around IGZO FETs realizing 4F2 area cost","author":"Chen","year":"2023"},{"key":"10.1016\/j.mejo.2026.107337_bib42","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1007\/s10825-025-02429-9","article-title":"Enhancing memory performance in IGZO-based 2T0C DRAM through comparative analysis of CAA and GAA FET structures","volume":"24","author":"Kim","year":"2025","journal-title":"J. Comput. Electron."},{"key":"10.1016\/j.mejo.2026.107337_bib43","series-title":"IEEE Symposium on VLSI Technology and Circuits","article-title":"A vertical channel-all-around FeFET with thermally stable oxide semiconductor achieving high \u0394Ion > 2\u03bcA\/cell for 3D stackable 4F2 high speed memory","author":"Kabuyanagi","year":"2024"},{"issue":"7","key":"10.1016\/j.mejo.2026.107337_bib44","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LED.2025.3563839","article-title":"Vertical channel-all-around (CAA) IGZO FET with recessed source\/drain structure to improve contact characteristics","volume":"46","author":"Chen","year":"2025","journal-title":"IEEE Electron Device Lett."},{"issue":"4","key":"10.1016\/j.mejo.2026.107337_bib45","doi-asserted-by":"crossref","first-page":"2196","DOI":"10.1109\/TED.2022.3154693","article-title":"Novel vertical channel-all-around (CAA) In-Ga-Zn-O FET for 2T0C-DRAM with high density beyond 4F2 by monolithic stacking","volume":"69","author":"Duan","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"12","key":"10.1016\/j.mejo.2026.107337_bib46","doi-asserted-by":"crossref","first-page":"2117","DOI":"10.1109\/LED.2022.3216609","article-title":"Low frequency noise of channel-all-around (CAA) InGaZnO field effect transistors","volume":"43","author":"Bai","year":"2022","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107337_bib47","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/JEDS.2024.3414469","article-title":"Partially isolated dual work function gate IGZO TFT with obviously reduced leakage current for 3D DRAMs","volume":"12","author":"Bao","year":"2024","journal-title":"IEEE J. Electron Devices Soc."},{"issue":"7","key":"10.1016\/j.mejo.2026.107337_bib48","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/LED.2025.3563839","article-title":"Vertical channel-all-around (CAA) IGZO FET with recessed source\/drain structure to improve contact characteristics","volume":"46","author":"Chen","year":"2025","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107337_bib49","series-title":"2022 International Electron Devices Meeting (IEDM)","first-page":"26.5.1","article-title":"Inter-layer dielectric engineering for monolithic stacking 4F2-2T0C DRAM with channel-all-around (CAA) IGZO FET to achieve good reliability","author":"Chen","year":"2022"},{"key":"10.1016\/j.mejo.2026.107337_bib50","doi-asserted-by":"crossref","DOI":"10.1016\/j.microrel.2021.114166","article-title":"A simulation-based analysis of effect of interface trap charges on dc and analog\/HF performances of dielectric pocket SOI-tunnel FET","volume":"122","author":"Pandey","year":"2021","journal-title":"Microelectron. Reliab."},{"issue":"2","key":"10.1016\/j.mejo.2026.107337_bib51","doi-asserted-by":"crossref","DOI":"10.1002\/jnm.3167","article-title":"GaSb\/GaAs Type-II heterojunction GAA-TFET with core source for enhanced analog\/RF performance and reliability","volume":"37","author":"Karthik","year":"2024","journal-title":"Int. J. Numer. Model. Electron. Network. Dev. Field."},{"issue":"5","key":"10.1016\/j.mejo.2026.107337_bib52","doi-asserted-by":"crossref","first-page":"N59","DOI":"10.1149\/2.0101805jss","article-title":"Impact of dielectric pocket on analog and high-frequency performances of cylindrical gate-all-around tunnel FETs","volume":"7","author":"Pandey","year":"2018","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"10.1016\/j.mejo.2026.107337_bib53","article-title":"Interfacial trap charge and self-heating effect based reliability analysis of a dual-drain vertical tunnel FET","volume":"148","author":"Das","year":"2023","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.mejo.2026.107337_bib54","series-title":"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)","first-page":"1","article-title":"A comprehensive simulation study on capacitive memory with metal-ferroelectric-insulator-semiconductor structure","author":"Zhang","year":"2023"},{"key":"10.1016\/j.mejo.2026.107337_bib55","series-title":"2019 Symposium on VLSI Technology","first-page":"T220","article-title":"\"Transient negative capacitance as cause of reverse drain-induced barrier lowering and negative differential resistance in ferroelectric FETs","author":"Jin","year":"2019"},{"key":"10.1016\/j.mejo.2026.107337_bib56","series-title":"2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","first-page":"51","article-title":"Simulation for the feasibility of IGZO channel in 3D vertical FeFET memory based on TCAD","author":"Du","year":"2023"},{"key":"10.1016\/j.mejo.2026.107337_bib57","article-title":"Experimental investigation of time -dependent dielectric breakdown and failure mechanism for Hf0.5Zr0.5O2 ferroelectric field effect transistors","volume":"2023","author":"Cheng","year":"2023","journal-title":"Solid State Electron."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002936?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002936?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T13:40:14Z","timestamp":1783604414000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002936"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":57,"alternative-id":["S1879239126002936"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107337","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A design and comprehensive simulation of a channel-all-around FeFET for high density memory application","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107337","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107337"}}