{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,6]],"date-time":"2026-08-06T14:55:14Z","timestamp":1786028114607,"version":"3.56.0"},"reference-count":20,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92564303"],"award-info":[{"award-number":["92564303"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Natural Science Foundation","doi-asserted-by":"publisher","award":["4262092"],"award-info":[{"award-number":["4262092"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Natural Science Foundation","doi-asserted-by":"publisher","award":["4264149"],"award-info":[{"award-number":["4264149"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107348","type":"journal-article","created":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T16:48:24Z","timestamp":1782492504000},"page":"107348","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A novel synergistic doping combined with morphology engineering technique for parasitic gate capacitance reduction in vertical FETs"],"prefix":"10.1016","volume":"175","author":[{"given":"Zhicheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huilong","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongkui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongliang","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107348_bib1","series-title":"2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"27.5.1","article-title":"A 3nm CMOS FinFlex\u2122 platform technology with enhanced power efficiency and performance for Mobile SoC and high performance computing applications","author":"Wu","year":"2022"},{"key":"10.1016\/j.mejo.2026.107348_bib2","series-title":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan","first-page":"1","article-title":"World's first GAA 3nm foundry platform technology (SF3) with novel Multi-Bridge-Channel-FET (MBCFET\u2122) process","author":"Jeong","year":"2023"},{"key":"10.1016\/j.mejo.2026.107348_bib3","series-title":"2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"1","article-title":"Complementary field-effect transistor (CFET) demonstration at 48nm gate pitch for future logic technology scaling","author":"Liao","year":"2023"},{"key":"10.1016\/j.mejo.2026.107348_bib4","series-title":"2024 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"1","article-title":"2nm platform technology featuring energy-efficient nanosheet transistors and interconnects Co-Optimized with 3DIC for AI, HPC and Mobile SoC applications","author":"Yeap","year":"2024"},{"key":"10.1016\/j.mejo.2026.107348_bib5","series-title":"2024 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"1","article-title":"Double-row CFET: design technology Co-Optimization for area efficient A7 technology node","author":"K\u00fckner","year":"2024"},{"issue":"1","key":"10.1016\/j.mejo.2026.107348_bib6","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/LED.2019.2954537","article-title":"Vertical sandwich gate-all-around field-effect transistors with self-aligned High-k metal gates and small effective-gate-length variation","volume":"41","author":"Yin","year":"2020","journal-title":"IEEE Electron Device Lett."},{"issue":"8","key":"10.1016\/j.mejo.2026.107348_bib7","doi-asserted-by":"crossref","first-page":"1183","DOI":"10.1109\/LED.2022.3187006","article-title":"Vertical C-Shaped-Channel nanosheet FETs featured with precise control of both channel-thickness and gate-length","volume":"43","author":"Xiao","year":"2022","journal-title":"IEEE Electron Device Lett."},{"issue":"10","key":"10.1016\/j.mejo.2026.107348_bib8","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1149\/2162-8777\/ae15be","article-title":"N-Type dual vertical C-Shaped-Channel nanosheet FETs with ultra-thin channels for high performance logic application","volume":"14","author":"Zheng","year":"2025","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"10.1016\/j.mejo.2026.107348_bib9","doi-asserted-by":"crossref","unstructured":"Z. C. Wang et al., \"A comprehensive analysis of vertical and lateral gate-all-around FETs and a performance comparison of the ring oscillators composed of them,\" in IEEE Trans. Electron. Dev., doi: 10.1109\/TED.2025.3636118.","DOI":"10.1109\/TED.2025.3636118"},{"key":"10.1016\/j.mejo.2026.107348_bib10","series-title":"2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"26.1.1","article-title":"Vertical-transport nanosheet technology for CMOS scaling beyond lateral-transport devices","author":"Jagannathan","year":"2021"},{"key":"10.1016\/j.mejo.2026.107348_bib11","series-title":"2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan","first-page":"1","article-title":"First demonstration of symmetric dual-sided vertical FET (DSVFET) for energy efficient computing (EEC): from processes and devices to circuits","author":"Liu","year":"2025"},{"issue":"9","key":"10.1016\/j.mejo.2026.107348_bib12","doi-asserted-by":"crossref","first-page":"1473","DOI":"10.1109\/LED.2025.3587989","article-title":"Complementary vertical FETs (CVFETs) enabled by a novel dual-side process","volume":"46","author":"Du","year":"2025","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107348_bib13","series-title":"2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"34.4.1","article-title":"Hardware based performance assessment of vertical-transport nanosheet technology","author":"Tsutsui","year":"2022"},{"issue":"16","key":"10.1016\/j.mejo.2026.107348_bib14","doi-asserted-by":"crossref","first-page":"4814","DOI":"10.1021\/acs.jpclett.8b00997","article-title":"Atomic layer etching: rethinking the art of etch","volume":"9","author":"Kanarik","year":"2018","journal-title":"J. Phys. Chem. Lett."},{"key":"10.1016\/j.mejo.2026.107348_bib15","series-title":"2011 12th International Symposium on Quality Electronic Design, Santa Clara, CA, USA","first-page":"1","article-title":"Multi-objective optimization techniques for VLSI circuits","author":"Kashfi","year":"2011"},{"issue":"2","key":"10.1016\/j.mejo.2026.107348_bib16","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1007\/s00158-004-0465-1","article-title":"Adaptive weighted-sum method for bi-objective optimization: pareto front generation","volume":"29","author":"Kim","year":"2005","journal-title":"Struct. Multidisci- plinary Optim."},{"issue":"1","key":"10.1016\/j.mejo.2026.107348_bib18","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/TED.2023.3281530","article-title":"Parasitic capacitance model for stacked gate-all-around nanosheet FETs","volume":"71","author":"Sharma","year":"2024","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2026.107348_bib20","doi-asserted-by":"crossref","first-page":"1380","DOI":"10.1109\/TED.2023.3239048","article-title":"Vertical N-Type and P-Type nanosheet FETs with C-Shaped channel","volume":"70","author":"Xiao","year":"2023","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107348_bib19","series-title":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC), Grenoble, France","first-page":"55","article-title":"Performance trade-off scenarios for GAA nanosheet FETs considering inner-spacers and epi-induced stress: understanding & mitigating process risks","author":"Rawat","year":"2021"},{"key":"10.1016\/j.mejo.2026.107348_bib21","series-title":"2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA","first-page":"20.4.1","article-title":"Power aware FinFET and lateral nanosheet FET targeting for 3nm CMOS technology","author":"Yakimets","year":"2017"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003048?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003048?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,6]],"date-time":"2026-08-06T13:34:46Z","timestamp":1786023286000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003048"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":20,"alternative-id":["S1879239126003048"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107348","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A novel synergistic doping combined with morphology engineering technique for parasitic gate capacitance reduction in vertical FETs","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107348","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107348"}}