{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T20:30:29Z","timestamp":1783542629484,"version":"3.55.0"},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100004731","name":"Zhejiang Province Natural Science Foundation","doi-asserted-by":"publisher","award":["LDT23F04021"],"award-info":[{"award-number":["LDT23F04021"]}],"id":[{"id":"10.13039\/501100004731","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004731","name":"Zhejiang Province Natural Science Foundation","doi-asserted-by":"publisher","award":["LDT23F04021F04"],"award-info":[{"award-number":["LDT23F04021F04"]}],"id":[{"id":"10.13039\/501100004731","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U23A20351"],"award-info":[{"award-number":["U23A20351"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304115"],"award-info":[{"award-number":["62304115"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.mejo.2026.107351","type":"journal-article","created":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T06:44:13Z","timestamp":1782715453000},"page":"107351","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["FeMSL: FeFET-based in-memory state logic design"],"prefix":"10.1016","volume":"176","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4764-2284","authenticated-orcid":false,"given":"Xiaojing","family":"Zha","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qianhuo","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lunyao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yinshui","family":"Xia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/j.mejo.2026.107351_bib1","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1038\/s41565-020-0655-z","article-title":"Memory devices and applications for in-memory computing","volume":"15","author":"Sebastian","year":"2020","journal-title":"Nat. Nanotechnol."},{"issue":"6597","key":"10.1016\/j.mejo.2026.107351_bib2","doi-asserted-by":"crossref","DOI":"10.1126\/science.abj9979","article-title":"Memristive technologies for data storage, computation, encryption, and radio-frequency communication","volume":"376","author":"Lanza","year":"2022","journal-title":"Science"},{"issue":"3","key":"10.1016\/j.mejo.2026.107351_bib3","first-page":"1647","article-title":"MultPIM: fast stateful multiplication for processing-in-memory","volume":"69","author":"Leitersdorf","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"49","key":"10.1016\/j.mejo.2026.107351_bib4","doi-asserted-by":"crossref","DOI":"10.1002\/adfm.201905660","article-title":"Functional demonstration of a memristive arithmetic logic unit (MemALU) for in\u2010memory computing","volume":"29","author":"Cheng","year":"2019","journal-title":"Adv. Funct. Mater."},{"issue":"2","key":"10.1016\/j.mejo.2026.107351_bib5","doi-asserted-by":"crossref","first-page":"3362","DOI":"10.1021\/acsnano.2c00079","article-title":"Dual-ferroelectric-coupling-engineered two-dimensional transistors for multifunctional in-memory computing","volume":"16","author":"Luo","year":"2022","journal-title":"ACS Nano"},{"issue":"8","key":"10.1016\/j.mejo.2026.107351_bib6","doi-asserted-by":"crossref","first-page":"4497","DOI":"10.1109\/TED.2023.3287941","article-title":"A new approach for reconfigurable multifunction logic-in-memory using complementary ferroelectric-FET (CFeFET)","volume":"70","author":"Huang","year":"2023","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"1","key":"10.1016\/j.mejo.2026.107351_bib7","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/TVLSI.2018.2871119","article-title":"Ferroelectric FETs-based nonvolatile logic-in-memory circuits","volume":"27","author":"Yin","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"6","key":"10.1016\/j.mejo.2026.107351_bib8","first-page":"805","article-title":"Physics-based circuit-compatible SPICE model for ferroelectric transistors","volume":"37","author":"Aziz","year":"2016","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107351_bib9","series-title":"Automation & Test in Europe Conference & Exhibition (DATE)","first-page":"1289","article-title":"Computing with ferroelectric FETs: devices, models, systems, and applications[C]\/\/2018 design","author":"Aziz","year":"2018"},{"key":"10.1016\/j.mejo.2026.107351_bib10","series-title":"Automation & Test in Europe Conference & Exhibition (DATE)","first-page":"1327","article-title":"Resistive configurable associative memory for approximate computing[C]\/\/2016 design","author":"Imani","year":"2016"},{"key":"10.1016\/j.mejo.2026.107351_bib11","series-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","first-page":"649","article-title":"Device circuit co design of FEFET based logic for low voltage processors[C]\/\/2016","author":"George","year":"2016"},{"key":"10.1016\/j.mejo.2026.107351_bib12","series-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"Demonstration of versatile nonvolatile logic gates in 28nm HKMG FeFET technology[C]\/\/2018","author":"Breyer","year":"2018"},{"key":"10.1016\/j.mejo.2026.107351_bib13","series-title":"Proceedings of the International Symposium on Low Power Electronics and Design","first-page":"1","article-title":"Computing in memory with FeFETs[C]","author":"Reis","year":"2018"},{"key":"10.1016\/j.mejo.2026.107351_bib14","series-title":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","first-page":"114","article-title":"Fepim: Contention-free in-memory computing based on ferroelectric field-effect transistors[C]","author":"Chen","year":"2021"},{"issue":"9","key":"10.1016\/j.mejo.2026.107351_bib15","doi-asserted-by":"crossref","first-page":"2889","DOI":"10.1109\/TCAD.2022.3233736","article-title":"FeCrypto: instruction set architecture for cryptographic algorithms based on FeFET-based in-memory computing","volume":"42","author":"Liu","year":"2023","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"5","key":"10.1016\/j.mejo.2026.107351_bib16","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MDAT.2024.3395987","article-title":"Crypto-DSEDA: a domain-specific EDA flow for CiM-Based cryptographic accelerators","volume":"41","author":"Liu","year":"2024","journal-title":"IEEE Des. Test"},{"issue":"6","key":"10.1016\/j.mejo.2026.107351_bib17","doi-asserted-by":"crossref","first-page":"2398","DOI":"10.1109\/TCSI.2023.3251961","article-title":"FeFET-based logic-in-memory supporting SA-free write-back and fully dynamic access with reduced bitline charging activity and recycled bitline charge","volume":"70","author":"Tang","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107351_bib18","first-page":"131","article-title":"A circuit compatible accurate compact model for ferroelectric-FETs[C]\/\/2018 IEEE symposium on VLSI technology","author":"Ni","year":"2018","journal-title":"IEEE"},{"key":"10.1016\/j.mejo.2026.107351_bib19","first-page":"1","article-title":"A comprehensive model for ferroelectric FET capturing the key behaviors: scalability, variation, stochasticity, and accumulation[C]\/\/2020 IEEE symposium on VLSI technology","author":"Deng","year":"2020","journal-title":"IEEE"},{"issue":"1","key":"10.1016\/j.mejo.2026.107351_bib20","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/JXCDC.2022.3168057","article-title":"A FeFET-based hybrid memory accessible by content and by address","volume":"8","author":"Marchand","year":"2022","journal-title":"IEEE Journal on Exploratory Solid-State Computational Devices and Circuits"},{"issue":"6","key":"10.1016\/j.mejo.2026.107351_bib21","doi-asserted-by":"crossref","first-page":"2356","DOI":"10.1109\/TCSI.2023.3259940","article-title":"A reconfigurable fefet content addressable memory for multi-state hamming distance","volume":"70","author":"Liu","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"7","key":"10.1016\/j.mejo.2026.107351_bib22","doi-asserted-by":"crossref","first-page":"20260002","DOI":"10.1587\/elex.23.20260002","article-title":"Design of a dual-edge-triggered nonvolatile flip-flop based on C-elements","volume":"23","author":"Du","year":"2026","journal-title":"IEICE Electron. Express"},{"issue":"4","key":"10.1016\/j.mejo.2026.107351_bib23","doi-asserted-by":"crossref","first-page":"319","DOI":"10.3390\/nano15040319","article-title":"FeFET-based computing-in-memory unit circuit and its application","volume":"15","author":"Zha","year":"2025","journal-title":"Nanomaterials"},{"key":"10.1016\/j.mejo.2026.107351_bib24","article-title":"FeFET based pipeline-style Logic-in-Memory circuits","author":"Li","year":"2025","journal-title":"Microelectron. J."},{"issue":"4","key":"10.1016\/j.mejo.2026.107351_bib25","first-page":"2299","article-title":"FeMPIM: a FeFET-based multifunctional processing-in-memory cell","volume":"71","author":"Yan","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003073?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003073?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T20:01:30Z","timestamp":1783540890000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003073"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":25,"alternative-id":["S1879239126003073"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107351","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"FeMSL: FeFET-based in-memory state logic design","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107351","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107351"}}