{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T22:16:21Z","timestamp":1783635381463,"version":"3.55.0"},"reference-count":17,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100009558","name":"University Natural Science Research Project of Anhui Province","doi-asserted-by":"publisher","award":["2023AH050498"],"award-info":[{"award-number":["2023AH050498"]}],"id":[{"id":"10.13039\/501100009558","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100032878","name":"Georgia Cancer Center, Augusta University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100032878","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62474002"],"award-info":[{"award-number":["62474002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92573109"],"award-info":[{"award-number":["92573109"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.mejo.2026.107355","type":"journal-article","created":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T23:42:46Z","timestamp":1782949366000},"page":"107355","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A DfT architecture with automatic scan chain configuration for 3D-stacked ICs"],"prefix":"10.1016","volume":"176","author":[{"given":"Qingping","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenfa","family":"Zhan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107355_bib1","series-title":"IEEE 38th VLSI Test Symposium","article-title":"Special session: test challenges in a chiplet marketplace","author":"Hutner","year":"2020"},{"key":"10.1016\/j.mejo.2026.107355_bib2","series-title":"ISVLSI Conference","article-title":"3D DFT challenges and solutions","author":"Fkih","year":"2015"},{"key":"10.1016\/j.mejo.2026.107355_bib3","series-title":"21th IEEE European Test Symposium","article-title":"IEEE std P1838: DfT standard under development for 2.5D-\/3D- and 5.5D-SICs","author":"Marinissen","year":"2016"},{"key":"10.1016\/j.mejo.2026.107355_bib4","series-title":"IEEE Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits","year":"2019"},{"key":"10.1016\/j.mejo.2026.107355_bib5","series-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture","year":"2013"},{"key":"10.1016\/j.mejo.2026.107355_bib6","series-title":"IEEE Standard Testability Method for Embedded Core-based Integrated Circuits","year":"2005"},{"key":"10.1016\/j.mejo.2026.107355_bib7","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1007\/s10836-016-5610-4","article-title":"Optimization of test wrapper for TSV based 3D SOCs","volume":"32","author":"Roy","year":"2016","journal-title":"J.Electronic Testing"},{"key":"10.1016\/j.mejo.2026.107355_bib8","series-title":"21st IEEE European Test Symposium","article-title":"IJTAG supported 3D DFT using chiplet-footprints for testing multi-chips active interposer system","author":"Durupt","year":"2016"},{"key":"10.1016\/j.mejo.2026.107355_bib9","article-title":"IEEE standard for access and control of instrumentation embedded within a semiconductor device","year":"2014","journal-title":"IEEE Computer Society"},{"key":"10.1016\/j.mejo.2026.107355_bib10","series-title":"2022 IEEE International Test Conference","article-title":"Multi-die parallel test fabric for scalability and pattern reusability","author":"Sinha","year":"2022"},{"key":"10.1016\/j.mejo.2026.107355_bib11","series-title":"2022 IEEE 40th VLSI Test Symposium","article-title":"Novel technique for manufacturing & In-system testing of large scale SoC using functional protocol based high-speed I\/O","author":"Pandey","year":"2022"},{"key":"10.1016\/j.mejo.2026.107355_bib12","series-title":"2020 IEEE International Test Conference in Asia, Sup","article-title":"Adaptive test pattern reordering for diagnosis using k-Nearest neighbors","author":"Fang","year":"2020"},{"key":"10.1016\/j.mejo.2026.107355_bib13","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1016\/j.vlsi.2019.12.008","article-title":"Test patterns reordering method based on gamma distribution","volume":"62","author":"Zhan","year":"2020","journal-title":"Integrat. VLSI J."},{"key":"10.1016\/j.mejo.2026.107355_bib14","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.106050","article-title":"A secure scan architecture using dynamic key to thwart scan-based side-channel attacks","volume":"143","author":"Wang a","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107355_bib15","article-title":"A universal test access port controller circuit design for chiplet testing","author":"Cai","year":"2022","journal-title":"J. Electron. Inf. Technol."},{"issue":"38","key":"10.1016\/j.mejo.2026.107355_bib16","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/MDAT.2021.3051850","article-title":"Fault: open-source EDA's missing DFT toolchain","author":"Abdelatty","year":"2021","journal-title":"IEEE Des. Test"},{"key":"10.1016\/j.mejo.2026.107355_bib17","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2026.107054","article-title":"Investigation of thermo-mechanical reliability for multi-die fan-out wafer-level packaging","volume":"169","author":"Geng","year":"2026","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003115?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003115?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T21:30:45Z","timestamp":1783632645000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":17,"alternative-id":["S1879239126003115"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107355","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A DfT architecture with automatic scan chain configuration for 3D-stacked ICs","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107355","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107355"}}