{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T21:29:40Z","timestamp":1786397380607,"version":"build-2736575974"},"reference-count":26,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.mejo.2026.107358","type":"journal-article","created":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T20:30:21Z","timestamp":1783629021000},"page":"107358","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["QART: A low-power quadruple-node-upset hardened latch based on asymmetric ring topology"],"prefix":"10.1016","volume":"176","author":[{"given":"Zhengfeng","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shicheng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianhao","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaolei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yingchun","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Pan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0024-987X","authenticated-orcid":false,"given":"Aibin","family":"Yan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107358_b1","doi-asserted-by":"crossref","first-page":"817","DOI":"10.1109\/JEDS.2019.2907299","article-title":"Process dependence of soft errors induced by alpha particles, heavy ions, and high energy neutrons on flip flops in FDSOI","volume":"7","author":"Ebara","year":"2019","journal-title":"IEEE J. Electron Devices Soc."},{"issue":"1","key":"10.1016\/j.mejo.2026.107358_b2","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/TDMR.2016.2634626","article-title":"Soft errors induced by high-energy electrons","volume":"17","author":"Gadlage","year":"2017","journal-title":"IEEE Trans. Device Mater. Reliab."},{"issue":"3","key":"10.1016\/j.mejo.2026.107358_b3","doi-asserted-by":"crossref","first-page":"1767","DOI":"10.1109\/TNS.2013.2255624","article-title":"Single event transients in digital CMOS\u2014A review","volume":"60","author":"Ferlet-Cavrois","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"2","key":"10.1016\/j.mejo.2026.107358_b4","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TNS.2020.3044659","article-title":"Scaling trends of digital single-event effects: A survey of SEU and SET parameters and comparison with transistor performance","volume":"68","author":"Kobayashi","year":"2021","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"6","key":"10.1016\/j.mejo.2026.107358_b5","doi-asserted-by":"crossref","first-page":"2024","DOI":"10.1109\/TNS.1982.4336490","article-title":"Collection of charge on junction nodes from ion tracks","volume":"29","author":"Messenger","year":"1982","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"4","key":"10.1016\/j.mejo.2026.107358_b6","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1049\/el.2014.4374","article-title":"Soft error interception latch: double node charge sharing SEU tolerant design","volume":"51","author":"Katsarou","year":"2015","journal-title":"Electron. Lett."},{"issue":"6","key":"10.1016\/j.mejo.2026.107358_b7","first-page":"1114","article-title":"Transition detector-based radiation-hardened latch for both single- and multiple-node upsets","volume":"67","author":"Tajima","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"6","key":"10.1016\/j.mejo.2026.107358_b8","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","article-title":"Upset hardened memory design for submicron CMOS technology","volume":"43","author":"Calin","year":"1996","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"10.1016\/j.mejo.2026.107358_b9","article-title":"Design of MNU-resilient latches based on input-split C-elements","volume":"116","author":"Huang","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107358_b10","doi-asserted-by":"crossref","first-page":"31836","DOI":"10.1109\/ACCESS.2022.3160448","article-title":"Highly reliable quadruple-node upset-tolerant D-latch","volume":"10","author":"Hatefinasab","year":"2022","journal-title":"IEEE Access"},{"issue":"3","key":"10.1016\/j.mejo.2026.107358_b11","doi-asserted-by":"crossref","first-page":"2885","DOI":"10.1109\/TAES.2022.3219372","article-title":"Designs of two quadruple-node-upset self-recoverable latches for highly robust computing in harsh radiation environments","volume":"59","author":"Yan","year":"2023","journal-title":"IEEE Trans. Aerosp. Electron. Syst."},{"issue":"7","key":"10.1016\/j.mejo.2026.107358_b12","doi-asserted-by":"crossref","first-page":"2205","DOI":"10.1109\/TCAD.2024.3357593","article-title":"MURLAV: A multiple-node-upset recovery latch and algorithm-based verification method","volume":"43","author":"Yan","year":"2024","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2026.107358_b13","doi-asserted-by":"crossref","first-page":"7931","DOI":"10.1109\/TAES.2026.3673303","article-title":"Recovery-signal-based low-cost quadruple-node-upset-tolerant and self-recoverable latch design for aerospace applications","volume":"62","author":"Jang","year":"2026","journal-title":"IEEE Trans. Aerosp. Electron. Syst."},{"issue":"12","key":"10.1016\/j.mejo.2026.107358_b14","doi-asserted-by":"crossref","first-page":"1867","DOI":"10.1109\/TVLSI.2022.3204827","article-title":"A high-performance and low-cost single-event multiple-node-upsets resilient latch design","volume":"30","author":"Liu","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"10.1016\/j.mejo.2026.107358_b15","first-page":"1411","article-title":"Double nodeupset self-recoverable latch design for wide voltage range application","volume":"71","author":"Bai","year":"2024","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"2","key":"10.1016\/j.mejo.2026.107358_b16","doi-asserted-by":"crossref","first-page":"855","DOI":"10.1109\/TCAD.2025.3590658","article-title":"QNU-CPN: A low-power single-event quadruple-node-upset recovery latch","volume":"45","author":"Huang","year":"2026","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2026.107358_b17","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1016\/j.microrel.2016.11.006","article-title":"DIRT latch: A novel low cost double node upset tolerant latch","volume":"68","author":"Eftaxiopoulos","year":"2017","journal-title":"Microelectron. Reliab."},{"issue":"6","key":"10.1016\/j.mejo.2026.107358_b18","doi-asserted-by":"crossref","first-page":"1978","DOI":"10.1109\/TVLSI.2017.2655079","article-title":"Double-node-upset-resilient latch design for nanoscale CMOS technology","volume":"25","author":"Yan","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2026.107358_b19","series-title":"2010 IEEE Int. Reliab. Phys. Symp.","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"Lee","year":"2010"},{"issue":"6","key":"10.1016\/j.mejo.2026.107358_b20","doi-asserted-by":"crossref","first-page":"2367","DOI":"10.1109\/TCAD.2024.3511335","article-title":"HALTRAV: Design of a high-performance and area-efficient latch with triple-node-upset recovery and algorithm-based verifications","volume":"44","author":"Guo","year":"2025","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2026.107358_b21","doi-asserted-by":"crossref","unstructured":"J.E. Stine, et al., FreePDK: An open-source variation-aware design kit, in: Proc. IEEE Int. Conf. Microelectronic Syst. Educ., 2007, pp. 173\u2013174.","DOI":"10.1109\/MSE.2007.44"},{"issue":"2","key":"10.1016\/j.mejo.2026.107358_b22","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1109\/TVLSI.2024.3467089","article-title":"Highly defect detectable and SEU-resilient robust scan-test-aware latch design","volume":"33","author":"Ma","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"10.1016\/j.mejo.2026.107358_b23","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1109\/TVLSI.2025.3535926","article-title":"A high-performance and high-robustness triple-node-upset tolerant latch based on redundant-node hardening","volume":"33","author":"Zhao","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"10.1016\/j.mejo.2026.107358_b24","doi-asserted-by":"crossref","first-page":"6550","DOI":"10.1109\/TAES.2024.3406311","article-title":"High-performance latch designs of double-node-upset self-recovery and triple-node-upset tolerance for aerospace applications","volume":"60","author":"Peng","year":"2024","journal-title":"IEEE Trans. Aerosp. Electron. Syst."},{"issue":"12","key":"10.1016\/j.mejo.2026.107358_b25","doi-asserted-by":"crossref","first-page":"1877","DOI":"10.1109\/TVLSI.2022.3204827","article-title":"A high-performance and low-cost single-event multiple-node-upsets resilient latch design","volume":"30","author":"Liu","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2026.107358_b26","doi-asserted-by":"crossref","unstructured":"W.-B. Yang, Y.-Y. Lin, Y.-L. Lo, Analysis and design considerations of static CMOS logics under process, voltage and temperature variation in 90 nm CMOS process, in: Proc. Int. Conf. Inf. Sci., Electron. Elect. Eng., 2014, pp. 1653\u20131656.","DOI":"10.1109\/InfoSEEE.2014.6946202"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003140?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003140?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T20:56:23Z","timestamp":1786395383000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003140"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":26,"alternative-id":["S1879239126003140"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107358","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"QART: A low-power quadruple-node-upset hardened latch based on asymmetric ring topology","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107358","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107358"}}