{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T05:33:05Z","timestamp":1790314385083,"version":"4.1.0"},"reference-count":27,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.mejo.2026.107383","type":"journal-article","created":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T15:27:24Z","timestamp":1784302044000},"page":"107383","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"special_numbering":"C","title":["Layer-Coupled Parity Turn and Adaptive Expected State\u2013Action\u2013Reward\u2013State\u2013Action-based routing in three-dimensional networks-on-chip"],"prefix":"10.1016","volume":"176","author":[{"given":"Yuan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8844-767X","authenticated-orcid":false,"given":"Zewei","family":"Jing","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qinghai","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyung Sup","family":"Kwak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107383_b1","first-page":"684","article-title":"Route packets, not wires: on-chip inteconnection networks","author":"Dally","year":"2001"},{"issue":"1","key":"10.1016\/j.mejo.2026.107383_b2","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"Computer"},{"key":"10.1016\/j.mejo.2026.107383_b3","series-title":"16th Asia and South Pacific Design Automation Conference","first-page":"357","article-title":"Vertical interconnects squeezing in symmetric 3D mesh Network-on-Chip","author":"Liu","year":"2011"},{"key":"10.1016\/j.mejo.2026.107383_b4","series-title":"On-Chip Networks","author":"Jerger","year":"2022"},{"key":"10.1016\/j.mejo.2026.107383_b5","article-title":"A congestion-aware routing algorithm for mesh-based platform networks-on-chip","volume":"114","author":"Taherkhani","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107383_b6","article-title":"A pre-congestion-aware deterministic-adaptive hybrid routing (PcaDAHR) algorithm for network-on-chip","volume":"164","author":"Ji","year":"2025","journal-title":"Microelectron. J."},{"issue":"3","key":"10.1016\/j.mejo.2026.107383_b7","doi-asserted-by":"crossref","first-page":"392","DOI":"10.3390\/electronics9030392","article-title":"Q-function-based traffic-and thermal-aware adaptive routing for 3D network-on-chip","volume":"9","author":"Lee","year":"2020","journal-title":"Electronic"},{"key":"10.1016\/j.mejo.2026.107383_b8","doi-asserted-by":"crossref","DOI":"10.1016\/j.jpdc.2023.104778","article-title":"A survey of machine learning for Network-on-Chips","volume":"186","author":"Zhang","year":"2024","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/j.mejo.2026.107383_b9","doi-asserted-by":"crossref","first-page":"8721","DOI":"10.3390\/s22228721","article-title":"TTQR: A traffic-and thermal-aware Q-routing for 3D network-on-chip","volume":"22","author":"Liu","year":"2022","journal-title":"Sensors"},{"key":"10.1016\/j.mejo.2026.107383_b10","series-title":"2021 IEEE International Conference on Cluster Computing","first-page":"813","article-title":"RELAR: A reinforcement learning framework for adaptive routing in network-on-chips","author":"Wang","year":"2021"},{"key":"10.1016\/j.mejo.2026.107383_b11","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2025.103429","article-title":"A survey on routing algorithm and router microarchitecture of three-dimensional Network-on-Chip","volume":"164","author":"Zhang","year":"2025","journal-title":"J. Syst. Archit."},{"issue":"9","key":"10.1016\/j.mejo.2026.107383_b12","doi-asserted-by":"crossref","first-page":"1952","DOI":"10.1109\/TCAD.2020.3025169","article-title":"A cost-effective TSV repair architecture for clustered faults in 3-D IC","volume":"40","author":"Ni","year":"2021","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"10.1016\/j.mejo.2026.107383_b13","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1109\/TVLSI.2024.3500575","article-title":"Securet3d: an adaptive, secure, and fault-tolerant aware routing algorithm for vertically-partially connected 3d-noc","volume":"33","author":"Almeida da Silva","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"10.1016\/j.mejo.2026.107383_b14","series-title":"Markov Decision Processes: Discrete Stochastic Dynamic Programming","author":"Puterman","year":"2005"},{"key":"10.1016\/j.mejo.2026.107383_b15","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102529","article-title":"A survey on vertical interconnection and topology of three-dimensional network-on-chip","volume":"105","author":"Zhang","year":"2025","journal-title":"Integration"},{"issue":"23","key":"10.1016\/j.mejo.2026.107383_b16","doi-asserted-by":"crossref","DOI":"10.3390\/electronics12234867","article-title":"Rlara: a tsv-aware reinforcement learning assisted fault-tolerant routing algorithm for 3d network-on-chip","volume":"12","author":"Jiao","year":"2023","journal-title":"Electronics"},{"key":"10.1016\/j.mejo.2026.107383_b17","series-title":"Contemporary Computing: Second International Conference","first-page":"370","article-title":"Implementation of QoS aware Q-routing algorithm for network-on-chip","author":"Paliwal","year":"2009"},{"key":"10.1016\/j.mejo.2026.107383_b18","series-title":"Proceedings of the Third International Workshop on Network on Chip Architectures","first-page":"11","article-title":"A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip","author":"Feng","year":"2010"},{"key":"10.1016\/j.mejo.2026.107383_b19","series-title":"2011 IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip","first-page":"392","article-title":"C-Routing: An adaptive hierarchical NoC routing methodology","author":"Puthal","year":"2011"},{"key":"10.1016\/j.mejo.2026.107383_b20","series-title":"2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip","first-page":"19","article-title":"HARAQ: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks","author":"Ebrahimi","year":"2012"},{"issue":"1","key":"10.1016\/j.mejo.2026.107383_b21","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/j.micpro.2013.11.008","article-title":"Bi-LCQ: A low-weight clustering-based Q-learning approach for NoCs","volume":"38","author":"Farahnakian","year":"2014","journal-title":"Microprocess. Microsyst."},{"issue":"9","key":"10.1016\/j.mejo.2026.107383_b22","doi-asserted-by":"crossref","first-page":"1482","DOI":"10.1109\/TCPMT.2020.3018176","article-title":"Q-thermal: a q-learning-based thermal-aware routing algorithm for 3-d network on-chips","volume":"10","author":"Shahabinejad","year":"2020","journal-title":"IEEE Trans. Components Packaging Manufac. Technol."},{"key":"10.1016\/j.mejo.2026.107383_b23","doi-asserted-by":"crossref","first-page":"43113","DOI":"10.1109\/ACCESS.2026.3675015","article-title":"A scalable fault-tolerant and congestion-aware q-learning routing framework for network-on-chip systems","volume":"14","author":"Choudhary","year":"2026","journal-title":"IEEE Access"},{"key":"10.1016\/j.mejo.2026.107383_b24","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1049\/iet-cdt.2013.0029","article-title":"Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip","volume":"7","author":"Dahir","year":"2013","journal-title":"IET Comput. Digit. Tech."},{"key":"10.1016\/j.mejo.2026.107383_b25","article-title":"An efficient adaptive routing algorithm for the Co-optimization of fault tolerance and congestion awareness based on 3D NoC","volume":"142","author":"Li","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107383_b26","series-title":"Numerical Analysis","author":"Burden","year":"2016"},{"key":"10.1016\/j.mejo.2026.107383_b27","series-title":"2012 Design, Automation & Test in Europe Conference & Exhibition","first-page":"326","article-title":"An MILP-based aging-aware routing algorithm for NoCs","author":"Bhardwaj","year":"2012"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003395?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003395?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T20:57:14Z","timestamp":1786395434000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003395"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":27,"alternative-id":["S1879239126003395"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107383","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Layer-Coupled Parity Turn and Adaptive Expected State\u2013Action\u2013Reward\u2013State\u2013Action-based routing in three-dimensional networks-on-chip","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107383","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107383"}}