{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T21:29:45Z","timestamp":1786397385738,"version":"build-2736575974"},"reference-count":31,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012165","name":"Key Technologies Research and Development Program","doi-asserted-by":"publisher","award":["2023YFB4403600"],"award-info":[{"award-number":["2023YFB4403600"]}],"id":[{"id":"10.13039\/501100012165","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.mejo.2026.107384","type":"journal-article","created":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T15:34:07Z","timestamp":1784388847000},"page":"107384","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A 0.1\u201316 MS\/s 8.85 fJ\/conv.-step SAR ADC with an interlocked MOM CDAC for parasitic reduction and equalization"],"prefix":"10.1016","volume":"176","author":[{"given":"Jing","family":"Feng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5673-1115","authenticated-orcid":false,"given":"Hao","family":"Min","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"15","key":"10.1016\/j.mejo.2026.107384_b1","doi-asserted-by":"crossref","first-page":"11891","DOI":"10.1109\/JIOT.2021.3063686","article-title":"Enabling massive IoT toward 6G: A comprehensive survey","volume":"8","author":"Guo","year":"2021","journal-title":"IEEE Internet Things J."},{"issue":"9","key":"10.1016\/j.mejo.2026.107384_b2","doi-asserted-by":"crossref","DOI":"10.3390\/electronics9091345","article-title":"Prospective efficient ambient energy harvesting sources for IoT-equipped sensor applications","volume":"9","author":"Mishu","year":"2020","journal-title":"Electronics"},{"key":"10.1016\/j.mejo.2026.107384_b3","unstructured":"B. Murmann, ADC Performance Survey 1997\u20132026. [Online]. Available: https:\/\/github.com\/bmurmann\/ADC-survey."},{"key":"10.1016\/j.mejo.2026.107384_b4","article-title":"A 0.029-mm2 11.5-ENOB 8.05-kHz BW voltage fold-shrink SAR ADC for cochlear implant","volume":"166","author":"Gu","year":"2025","journal-title":"Microelectron. J."},{"issue":"6","key":"10.1016\/j.mejo.2026.107384_b5","doi-asserted-by":"crossref","first-page":"2249","DOI":"10.1109\/TCSI.2022.3166792","article-title":"Low-power SAR ADC design: Overview and survey of state-of-the-art techniques","volume":"69","author":"Tang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"5","key":"10.1016\/j.mejo.2026.107384_b6","doi-asserted-by":"crossref","first-page":"286","DOI":"10.1049\/el.2011.3804","article-title":"Mismatch of lateral field metal-oxide-metal capacitors in 180 nm CMOS process","volume":"48","author":"Abusleme","year":"2012","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2026.107384_b7","doi-asserted-by":"crossref","unstructured":"K.D. Choo, J. Bell, M.P. Flynn, 27.3 Area-Efficient 1GS\/s 6b SAR ADC With Charge-Injection-Cell-Based DAC, in: IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, 2016, pp. 460\u2013461.","DOI":"10.1109\/ISSCC.2016.7418106"},{"issue":"12","key":"10.1016\/j.mejo.2026.107384_b8","doi-asserted-by":"crossref","first-page":"2035","DOI":"10.1109\/4.735545","article-title":"Fractal capacitors","volume":"33","author":"Samavati","year":"1998","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/j.mejo.2026.107384_b9","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/4.987091","article-title":"Capacity limits and matching properties of integrated capacitors","volume":"37","author":"Aparicio","year":"2002","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"10.1016\/j.mejo.2026.107384_b10","doi-asserted-by":"crossref","first-page":"731","DOI":"10.1109\/JSSC.2010.2042254","article-title":"A 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure","volume":"45","author":"Liu","year":"2010","journal-title":"IEEE J. Solid-State Circuit S"},{"key":"10.1016\/j.mejo.2026.107384_b11","series-title":"2013 IEEE Asian Solid-State Circuits Conference","first-page":"289","article-title":"A 10b 200MS\/s 0.82mW SAR ADC in 40nm CMOS","author":"Huang","year":"2013"},{"issue":"8","key":"10.1016\/j.mejo.2026.107384_b12","doi-asserted-by":"crossref","first-page":"1826","DOI":"10.1109\/JSSC.2016.2563780","article-title":"A 0.6 V 12 b 10 MS\/s low-noise asynchronous SAR-assisted time-interleaved SAR (SATI-SAR) ADC","volume":"51","author":"Kim","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107384_b13","doi-asserted-by":"crossref","unstructured":"N.-C. Chen, P.-Y. Chou, H. Graeb, M.P.-H. Lin, High-Density MOM Capacitor Array With Novel Mortise-Tenon Structure for Low-Power SAR ADC, in: Proceedings of the Design, Automation and Test in Europe Conference, DATE, 2017, pp. 1757\u20131762.","DOI":"10.23919\/DATE.2017.7927277"},{"key":"10.1016\/j.mejo.2026.107384_b14","first-page":"369","article-title":"27.1 A 250kHz-BW 93dB-SNDR 4th-order noise-shaping SAR using capacitor stacking and dynamic buffering","volume":"vol. 64","author":"Liu","year":"2021"},{"key":"10.1016\/j.mejo.2026.107384_b15","article-title":"A 16-bit 2MSPS pipelined SAR ADC with digital background calibration in 0.18 \u03bcm CMOS","volume":"173","author":"Xu","year":"2026","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107384_b16","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1109\/OJSSCS.2021.3119910","article-title":"An overview of noise-shaping SAR ADC: From fundamentals to the frontier","volume":"1","author":"Jie","year":"2021","journal-title":"IEEE Open J. the Solid-State Circuits Soc."},{"issue":"12","key":"10.1016\/j.mejo.2026.107384_b17","doi-asserted-by":"crossref","first-page":"2928","DOI":"10.1109\/JSSC.2016.2592623","article-title":"An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS","volume":"51","author":"Shu","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107384_b18","series-title":"2020 IEEE International Solid-State Circuits Conference -","first-page":"158","article-title":"9.3 A 40kHz-BW 90dB-SNDR noise-shaping SAR with 4\u00d7 passive gain and 2nd-order mismatch error shaping","author":"Liu","year":"2020"},{"issue":"4","key":"10.1016\/j.mejo.2026.107384_b19","doi-asserted-by":"crossref","first-page":"1342","DOI":"10.1109\/TCSI.2018.2879582","article-title":"Error-feedback mismatch error shaping for high-resolution data converters","volume":"66","author":"Liu","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"11","key":"10.1016\/j.mejo.2026.107384_b20","doi-asserted-by":"crossref","first-page":"3383","DOI":"10.1109\/TCSI.2008.2001757","article-title":"Segmented dynamic element matching for high-resolution digital-to-analog conversion","volume":"55","author":"Chan","year":"2008","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"7","key":"10.1016\/j.mejo.2026.107384_b21","doi-asserted-by":"crossref","first-page":"1585","DOI":"10.1109\/JSSC.2011.2143870","article-title":"A 26 \u03bcW 8 bit 10 MS\/s asynchronous SAR ADC for low energy radios","volume":"46","author":"Harpe","year":"2011","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107384_b22","series-title":"2010 Symposium on VLSI Circuits","first-page":"241","article-title":"A 1V 11fj\/conversion-step 10bit 10ms\/s asynchronous SAR ADC in 0.18\u03bc m CMOS","author":"Liu","year":"2010"},{"key":"10.1016\/j.mejo.2026.107384_b23","first-page":"1","article-title":"A 3.7 \u03bc W 93.5 dB-SNDR PPD-based noise-shaping SAR ADC with split-capacitor stacking","author":"Liu","year":"2026","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"10.1016\/j.mejo.2026.107384_b24","first-page":"1570","article-title":"A 2.0-mW 70.1-dB SNDR 7.8-MHz BW continuous-time noise-shaping SAR ADC using fully parallelized quantization","volume":"72","author":"Yun","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"10","key":"10.1016\/j.mejo.2026.107384_b25","first-page":"1348","article-title":"A 3.4-GS\/s 12-bit time-interleaved pipelined SAR ADC with non-foster ring amplifier-based high-linearity track-and-hold amplifier","volume":"72","author":"Li","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"4","key":"10.1016\/j.mejo.2026.107384_b26","first-page":"373","article-title":"A 1-kHz BW 106-dB SNDR DT zoom ADC","volume":"73","author":"Liang","year":"2026","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"9","key":"10.1016\/j.mejo.2026.107384_b27","first-page":"4141","article-title":"A 101.6-dB-SNDR fully dynamic zoom ADC using miller-compensated floating inverter amplifiers","volume":"71","author":"Choi","year":"2024","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"4","key":"10.1016\/j.mejo.2026.107384_b28","first-page":"544","article-title":"An 8-to-12-bit resolution-reconfigurable SAR ADC with fast-window-switching technique","volume":"72","author":"Liang","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"2","key":"10.1016\/j.mejo.2026.107384_b29","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/JSSC.2018.2873711","article-title":"A 10-b 20-MS\/s SAR ADC with DAC-compensated discrete-time reference driver","volume":"54","author":"Liu","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"10.1016\/j.mejo.2026.107384_b30","doi-asserted-by":"crossref","first-page":"2722","DOI":"10.1109\/TCSI.2023.3267067","article-title":"A 0.2-V 10-bit 5-kHz SAR ADC with dynamic bulk biasing and ultra-low-supply-voltage comparator","volume":"70","author":"Petrie","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107384_b31","series-title":"2025 IEEE International Symposium on Circuits and Systems","first-page":"1","article-title":"A calibration free 8-to-12 b, 1-to-20 MSPS reconfigurable SAR ADC with optimized window-switching scheme","author":"Zhang","year":"2025"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003401?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003401?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T20:57:32Z","timestamp":1786395452000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003401"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":31,"alternative-id":["S1879239126003401"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107384","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A 0.1\u201316 MS\/s 8.85 fJ\/conv.-step SAR ADC with an interlocked MOM CDAC for parasitic reduction and equalization","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107384","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107384"}}