{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T21:29:45Z","timestamp":1786397385778,"version":"build-2736575974"},"reference-count":28,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.mejo.2026.107408","type":"journal-article","created":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T15:28:02Z","timestamp":1784993282000},"page":"107408","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A flexibly configurable timing-regulated delay-locked loop with wide-range operation for high-speed synchronization"],"prefix":"10.1016","volume":"176","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-9291-0150","authenticated-orcid":false,"given":"Jun","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ning","family":"Ning","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qian","family":"Ma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lingrui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Linqing","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongbing","family":"Fu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"10","key":"10.1016\/j.mejo.2026.107408_bib1","doi-asserted-by":"crossref","first-page":"1720","DOI":"10.1109\/TVLSI.2021.3098171","article-title":"A wide-range all-digital delay-locked loop for DDR1-DDR5 applications","volume":"29","author":"Tsai","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"11","key":"10.1016\/j.mejo.2026.107408_bib2","doi-asserted-by":"crossref","first-page":"2487","DOI":"10.1109\/TVLSI.2014.2370631","article-title":"A wide-range low-cost all-digital duty-cycle corrector","volume":"23","author":"Chung","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"10.1016\/j.mejo.2026.107408_bib3","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1109\/JSSC.2015.2494603","article-title":"A 6.7 MHz to 1.24 GHz 0.0318 mm2 fast-locking All-Digital DLL using Phase-Tracing Delay Unit in 90 nm CMOS","volume":"51","author":"Hsieh","year":"2016","journal-title":"IEEE J. Solid State Circ."},{"issue":"6","key":"10.1016\/j.mejo.2026.107408_bib4","doi-asserted-by":"crossref","first-page":"1015","DOI":"10.1109\/TVLSI.2018.2801030","article-title":"All-digital process-variation-calibrated timing generator for ATE with 1.95-ps resolution and maximum 1.2-GHz test rate","volume":"26","author":"Jung","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"4","key":"10.1016\/j.mejo.2026.107408_bib5","doi-asserted-by":"crossref","DOI":"10.3390\/jlpea13040064","article-title":"Design of a low-power delay-locked loop-based 8\u00d7 frequency multiplier in 22 nm FDSOI","volume":"13","author":"Naveed","year":"2023","journal-title":"J. Low Power Electron. Appl."},{"issue":"13","key":"10.1016\/j.mejo.2026.107408_bib6","article-title":"Design of a clock doubler based on delay-locked loop in a 55 nm RF CMOS process","volume":"12","author":"Kim","year":"2023","journal-title":"Electronics (Basel)"},{"issue":"11","key":"10.1016\/j.mejo.2026.107408_bib7","doi-asserted-by":"crossref","first-page":"1656","DOI":"10.1109\/JSSC.1996.542310","article-title":"A 2.5-ns clock access, 250-MHz, 256-Mb SDRAM with synchronous mirror delay","volume":"31","author":"Saeki","year":"1996","journal-title":"IEEE J. Solid State Circ."},{"issue":"7","key":"10.1016\/j.mejo.2026.107408_bib8","doi-asserted-by":"crossref","first-page":"1218","DOI":"10.1109\/TVLSI.2010.2049387","article-title":"A high precision fast locking arbitrary duty cycle clock synchronization circuit","volume":"19","author":"Cheng","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"10.1016\/j.mejo.2026.107408_bib9","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/JSSC.2003.820871","article-title":"Synchronous mirror delay for multiphase locking","volume":"39","author":"Yoon","year":"2004","journal-title":"IEEE J. Solid State Circ."},{"issue":"11","key":"10.1016\/j.mejo.2026.107408_bib10","doi-asserted-by":"crossref","first-page":"1728","DOI":"10.1109\/4.641693","article-title":"A 256-Mb SDRAM using a register-controlled digital DLL","volume":"32","author":"Hatakeyama","year":"1997","journal-title":"IEEE J. Solid State Circ."},{"issue":"4","key":"10.1016\/j.mejo.2026.107408_bib11","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/JSSC.2013.2297403","article-title":"A fast-lock, jitter filtering all-digital DLL based burst-mode memory interface","volume":"49","author":"Hossain","year":"2014","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107408_bib12","doi-asserted-by":"crossref","first-page":"1464","DOI":"10.1109\/4.953474","article-title":"A fast-lock mixed-mode DLL using a 2-b SAR algorithm","volume":"36","author":"Dehng","year":"2001","journal-title":"IEEE J. Solid State Circ."},{"issue":"13","key":"10.1016\/j.mejo.2026.107408_bib13","article-title":"An analog delay-locked loop with digital coarse lock incorporating error compensation for fast and robust locking","volume":"13","author":"Kang","year":"2024","journal-title":"Electronics (Basel)"},{"issue":"1","key":"10.1016\/j.mejo.2026.107408_bib14","doi-asserted-by":"crossref","DOI":"10.3390\/s22010284","article-title":"A Low- jitter harmonic-free all-digital delay-locked loop for multi-channel vernier TDC","volume":"22","author":"Tong","year":"2021","journal-title":"Sensors (Basel, Switzerland)"},{"issue":"3","key":"10.1016\/j.mejo.2026.107408_bib15","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/4.910480","article-title":"CMOS DLL-Based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator","volume":"36","author":"Foley","year":"2001","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107408_bib16","first-page":"464","article-title":"A 500MHz MP\/DLL clock generator for a 5Gb\/s backplane transceiver in 0.25 \u03bcm CMOS","volume":"vol. 1","author":"Wei","year":"2003"},{"issue":"12","key":"10.1016\/j.mejo.2026.107408_bib17","doi-asserted-by":"crossref","first-page":"1804","DOI":"10.1109\/JSSC.2002.804340","article-title":"A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips","volume":"37","author":"Farjad-Rad","year":"2002","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107408_bib18","series-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1206","article-title":"A 28nm FD-SOI standard cell 0.6\u20131.2V open-loop frequency multiplier for low power SoC clocking","author":"Cochet","year":"2016"},{"key":"10.1016\/j.mejo.2026.107408_bib19","series-title":"IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","first-page":"43","article-title":"Reconfigurable 60-GHz radar transmitter SoC with Broadband frequency tripler in 45nm SOI CMOS","author":"Lee","year":"2019"},{"key":"10.1016\/j.mejo.2026.107408_bib20","series-title":"IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","first-page":"1","article-title":"Digital Frequency Multiplier for LO Generation using 22nm FDSOI","author":"Balasubramaniyan","year":"2018"},{"key":"10.1016\/j.mejo.2026.107408_bib21","series-title":"2019 IEEE International Conference on Consumer Electronics - Taiwan (ICCE-TW)","first-page":"1","article-title":"Design of A 0.8GHz-3GHz duty-cycle corrector with a 20%-80% input duty cycle","author":"Lin","year":"2019"},{"key":"10.1016\/j.mejo.2026.107408_bib22","article-title":"A 14-bit 1.4 GS\/s current-steering DAC with square-dithered frequency-modulated DEM achieving >60-dBc SFDR in 180 nm CMOS","volume":"167","author":"Pan","year":"2026","journal-title":"Microelectron. J."},{"issue":"11","key":"10.1016\/j.mejo.2026.107408_bib24","first-page":"2342","article-title":"A DLL-Based quadrature clock generator with a 3-Stage quad delay unit using the sub-range phase interpolator for low-jitter and high-phase accuracy DRAM applications","volume":"67","author":"Yoon","year":"2020","journal-title":"IEEE Trans. Circuits Syst., II Express Briefs"},{"key":"10.1016\/j.mejo.2026.107408_bib25","first-page":"1","article-title":"A 2.0-to-7.4-GHz 16-phase delay-locked loop with a sub-0.6-ps phase-delay error in 40-nm CMOS","author":"Yang","year":"2023","journal-title":"IEEE Trans. Microw. Theor. Tech."},{"issue":"3","key":"10.1016\/j.mejo.2026.107408_bib26","first-page":"276","article-title":"A fast-locking all-digital multiplying DLL for fractional-ratio dynamic frequency scaling","volume":"65","author":"Kim","year":"2018","journal-title":"IEEE Trans. Circuits Syst., II Express Briefs"},{"issue":"6","key":"10.1016\/j.mejo.2026.107408_bib27","doi-asserted-by":"crossref","first-page":"1886","DOI":"10.1109\/JSSC.2020.3045168","article-title":"A 1.3\u20134-GHz quadrature-phase digital DLL using sequential delay control and reconfigurable delay line","volume":"56","author":"Park","year":"2021","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107408_bib28","article-title":"A shared TDC-based fast-lock all-digital DLL using a DCC-embedded delay line","volume":"149","author":"Kim","year":"2024","journal-title":"Microelectron. J."},{"issue":"5","key":"10.1016\/j.mejo.2026.107408_bib23","doi-asserted-by":"crossref","first-page":"883","DOI":"10.1109\/TVLSI.2021.3056506","article-title":"A wide-range folded-tuned dual-DLL-based clock-deskewing circuit for core-to-core links","volume":"29","author":"Yang","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003644?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126003644?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T20:57:39Z","timestamp":1786395459000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126003644"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":28,"alternative-id":["S1879239126003644"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107408","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A flexibly configurable timing-regulated delay-locked loop with wide-range operation for high-speed synchronization","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107408","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107408"}}