{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T20:47:52Z","timestamp":1768423672142,"version":"3.49.0"},"reference-count":37,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1016\/j.micpro.2017.05.014","type":"journal-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T11:45:27Z","timestamp":1496058327000},"page":"23-33","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":11,"special_numbering":"C","title":["CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era"],"prefix":"10.1016","volume":"52","author":[{"given":"Amin","family":"Rezaei","sequence":"first","affiliation":[]},{"given":"Masoud","family":"Daneshtalab","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.micpro.2017.05.014_bib0001","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"IEEE Comput."},{"key":"10.1016\/j.micpro.2017.05.014_bib0002","unstructured":"\u201cAdapteva, Inc.\u201d [Online]. Available: http:\/\/www.adapteva.com\/; \u201cArteris, Inc.\u201d [Online]. Available: http:\/\/www.arteris.com\/; \u201cSonics, Inc.\u201d [Online]. Available: http:\/\/sonicsinc.com\/."},{"key":"10.1016\/j.micpro.2017.05.014_bib0003","series-title":"Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA)","first-page":"191","article-title":"CMP network-on-chip overlaid with multi-band RF-interconnect","author":"Chang","year":"2008"},{"issue":"10","key":"10.1016\/j.micpro.2017.05.014_bib0004","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TVLSI.2007.893649","article-title":"3-D topologies for networks-on-chip","volume":"15","author":"Pavlidis","year":"2007","journal-title":"IEEE Trans. Very Large Scale Integr."},{"issue":"9","key":"10.1016\/j.micpro.2017.05.014_bib0005","doi-asserted-by":"crossref","first-page":"1246","DOI":"10.1109\/TC.2008.78","article-title":"Photonic networks-on-chip for future generations of chip multiprocessors","volume":"57","author":"Shacham","year":"2008","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"10.1016\/j.micpro.2017.05.014_bib0006","doi-asserted-by":"crossref","first-page":"1485","DOI":"10.1109\/TC.2010.176","article-title":"Scalable hybrid wireless network-on-chip architectures for multicore systems","volume":"60","author":"Ganguly","year":"2011","journal-title":"IEEE Trans. Comput."},{"issue":"12","key":"10.1016\/j.micpro.2017.05.014_bib0007","doi-asserted-by":"crossref","first-page":"2382","DOI":"10.1109\/TC.2012.224","article-title":"Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects","volume":"62","author":"Dep","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.micpro.2017.05.014_bib0008","series-title":"Proceedings of IEEE International High Performance Computing & Simulation (HPCS)","first-page":"499","article-title":"HiWA: a hierarchical wireless network-on-chip architecture","author":"Rezaei","year":"2014"},{"issue":"C","key":"10.1016\/j.micpro.2017.05.014_bib0009","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/j.compeleceng.2015.10.007","article-title":"Hierarchical approach for hybrid wireless network-on-chip in many-core era","volume":"51","author":"Rezaei","year":"2016","journal-title":"Els. Int. J. Comput. Electr. Eng."},{"key":"10.1016\/j.micpro.2017.05.014_bib0010","series-title":"IEEE International Conference on Computer Design (ICCD)","first-page":"164","article-title":"Contention-aware application mapping for network-on-chip communication architectures","author":"Chou","year":"2008"},{"key":"10.1016\/j.micpro.2017.05.014_bib0011","series-title":"Proceedings of Design, Automation and Test in Europe (DATE)","first-page":"1","article-title":"Congestion-controlled best-effort communication for networks-on-chip","author":"Brand","year":"2007"},{"key":"10.1016\/j.micpro.2017.05.014_bib0012","series-title":"Proceedings of International Symposium on Computer Architecture (ISCA)","first-page":"413","article-title":"DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip","author":"Ma","year":"2011"},{"issue":"12","key":"10.1016\/j.micpro.2017.05.014_bib0013","doi-asserted-by":"crossref","first-page":"2730","DOI":"10.1109\/JSSC.2008.2004868","article-title":"Terahertz CMOS frequency generator using linear superposition technique","volume":"43","author":"Huang","year":"2008","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.micpro.2017.05.014_bib0014","series-title":"IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"472","article-title":"A 410GHz CMOS push-push oscillator with an on-chip patch antenna","author":"Seok","year":"2008"},{"key":"10.1016\/j.micpro.2017.05.014_bib0015","series-title":"Proceedings of the International Conference on Mobile Computing and Networking (MobiCom)","first-page":"217","article-title":"A scalable micro wireless interconnect structure for CMPs","author":"Lee","year":"2009"},{"issue":"25","key":"10.1016\/j.micpro.2017.05.014_bib0016","doi-asserted-by":"crossref","first-page":"17106","DOI":"10.1364\/OE.15.017106","article-title":"Ultra-compact, low RF power, 10 Gb\/s silicon Mach\u2013Zehnder modulator","volume":"15","author":"Green","year":"2007","journal-title":"Optics Exp."},{"key":"10.1016\/j.micpro.2017.05.014_bib0017","series-title":"IEEE\/IFIP International Workshop on Rapid System Prototyping (RSP)","first-page":"34","article-title":"Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs","author":"Carvalho","year":"2007"},{"issue":"5","key":"10.1016\/j.micpro.2017.05.014_bib0018","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.2010.106","article-title":"Dynamic task mapping for MPSoCs","volume":"27","author":"Carvalho","year":"2010","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/j.micpro.2017.05.014_bib0019","series-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","first-page":"1866","article-title":"Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels","volume":"27","author":"Chou","year":"2008"},{"key":"10.1016\/j.micpro.2017.05.014_bib0020","series-title":"Proceedings of IEEE Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP)","first-page":"421","article-title":"Dynamic application mapping algorithm for wireless network-on-chip","author":"Rezaei","year":"2015"},{"key":"10.1016\/j.micpro.2017.05.014_bib0021","series-title":"Proceedings of Design, Automation and Test in Europe (DATE)","first-page":"1","article-title":"Supporting task migration in multi-processor systems-on-chip: a feasibility study","author":"Bertozzi","year":"2006"},{"key":"10.1016\/j.micpro.2017.05.014_bib0022","series-title":"Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","first-page":"463","article-title":"Task migration in mesh NoCs over virtual point-to-point connections","author":"Goodarzi","year":"2011"},{"key":"10.1016\/j.micpro.2017.05.014_bib0023","first-page":"644","article-title":"Proposal and evaluation of a task migration protocol for NoC-based MPSoCs","author":"Moraes","year":"2012","journal-title":"IEEE Int. Symp. Circ. Syst. (ISCAS)"},{"key":"10.1016\/j.micpro.2017.05.014_bib0024","series-title":"Routing Algorithms in Networks-on-Chip","year":"2014"},{"key":"10.1016\/j.micpro.2017.05.014_bib0025","series-title":"Proceedings of International Symposium on Networks-on-Chip (NoCS)","first-page":"19","article-title":"HARAQ: congestion-aware learning model for highly adaptive routing algorithm in on-chip networks","author":"Ebrahimi","year":"2012"},{"issue":"3","key":"10.1016\/j.micpro.2017.05.014_bib0026","doi-asserted-by":"crossref","first-page":"718","DOI":"10.1109\/TC.2012.255","article-title":"Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing","volume":"63","author":"Ebrahimi","year":"2014","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.micpro.2017.05.014_bib0027","series-title":"Proceedings of IEEE Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP)","first-page":"742","article-title":"Efficient congestion-aware scheme for wireless On-Chip networks","author":"Rezaei","year":"2016"},{"key":"10.1016\/j.micpro.2017.05.014_bib0028","series-title":"Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","first-page":"491","article-title":"Packet triggered prediction based task migration for network-on-chip","author":"Wang","year":"2012"},{"key":"10.1016\/j.micpro.2017.05.014_bib0029","series-title":"Design Automation Conference (DAC)","first-page":"449","article-title":"NTPT: on the end-to-end traffic prediction in the on-chip networks","author":"Huang","year":"2010"},{"key":"10.1016\/j.micpro.2017.05.014_bib0030","series-title":"Proceedings of IEEE International Conference on Dependable, Autonomic and Secure Computing (DASC)","first-page":"721","article-title":"A PID-controlled power manager for energy efficient web clusters","author":"Holmbacka","year":"2011"},{"key":"10.1016\/j.micpro.2017.05.014_bib0031","series-title":"Proceedings of IEEE International SoC Conference (SOCC)","first-page":"359","article-title":"MMPI: a flexible and efficient multiprocessor message passing interface for NoC-based MPSoC","author":"Fu","year":"2010"},{"key":"10.1016\/j.micpro.2017.05.014_bib0032","unstructured":"\u201cTask graph generator (TGG).\u201d [Online]. Available: http:\/\/sourceforge.net\/projects\/taskgraphgen\/."},{"key":"10.1016\/j.micpro.2017.05.014_bib0033","series-title":"International Symposium on Computer Architecture (ISCA)","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"Woo","year":"1995"},{"key":"10.1016\/j.micpro.2017.05.014_bib0034","series-title":"Asia International Conference on Modeling & Simulation (AMS)","first-page":"128","article-title":"XMulator: a listener-based integrated simulation platform for interconnection networks","author":"Nayebi","year":"2007"},{"issue":"7","key":"10.1016\/j.micpro.2017.05.014_bib0035","doi-asserted-by":"crossref","first-page":"468","DOI":"10.1016\/j.sysarc.2013.03.011","article-title":"Using task migration to improve non-contiguous processor allocation in NoC-based CMPs","volume":"59","author":"Modarressi","year":"2013","journal-title":"Els. J. Syst. Arch."},{"key":"10.1016\/j.micpro.2017.05.014_bib0036","series-title":"Proceedings of IEEE International System-on-Chip Conference (SOCC)","first-page":"145","article-title":"SAMi: Self-aware migration approach for congestion reduction in NoC-based MCSoC","author":"Rezaei","year":"2016"},{"key":"10.1016\/j.micpro.2017.05.014_bib0037","series-title":"Proceedings of IEEE Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)","first-page":"589","article-title":"Multi-objective task mapping approach for wireless NoC in dark silicon age","author":"Rezaei","year":"2017"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116302381?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116302381?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T11:13:52Z","timestamp":1575630832000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933116302381"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":37,"alternative-id":["S0141933116302381"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2017.05.014","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2017,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2017.05.014","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}