{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,2]],"date-time":"2025-02-02T18:40:24Z","timestamp":1738521624657,"version":"3.35.0"},"reference-count":18,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1016\/j.microrel.2008.10.003","type":"journal-article","created":{"date-parts":[[2008,11,12]],"date-time":"2008-11-12T11:10:40Z","timestamp":1226488240000},"page":"17-25","source":"Crossref","is-referenced-by-count":2,"title":["New substrate-triggered ESD protection structures in a 0.18-\u03bcm CMOS process without extra mask"],"prefix":"10.1016","volume":"49","author":[{"given":"Yi","family":"Shan","sequence":"first","affiliation":[]},{"given":"John","family":"He","sequence":"additional","affiliation":[]},{"given":"Wen","family":"Huang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"11\/12","key":"10.1016\/j.microrel.2008.10.003_bib1","doi-asserted-by":"crossref","first-page":"1727","DOI":"10.1016\/0026-2714(96)00184-9","article-title":"ESD protection to overcome internal gate oxide damage on digital-analog interface of mixed-mode CMOS IC\u2019s","volume":"36","author":"Ker","year":"1996","journal-title":"Microelectron Reliab"},{"key":"10.1016\/j.microrel.2008.10.003_bib2","unstructured":"Ker MD, Chuang CH, Hsu KC, Lo WY. ESD protection design for mixed-voltage IO circuit with substrate-triggered technique in sub-quarter-micron CMOS process. In: Proceedings of the international symposium on quality electronic design (ISQED\u201902), 0-7695-1561-4\/02."},{"key":"10.1016\/j.microrel.2008.10.003_bib3","doi-asserted-by":"crossref","unstructured":"Maheshwari K, Visweswaran G. A 3.3V compatible 2.5V TTL-to-CMOS bidirectional I\/O buffer. In: Proceedings of the international conference on VLSI design, 2000. p. 484\u201387.","DOI":"10.1109\/ICVD.2000.812654"},{"year":"1998","series-title":"Basic ESD and I\/O design","author":"Dabral","key":"10.1016\/j.microrel.2008.10.003_bib4"},{"key":"10.1016\/j.microrel.2008.10.003_bib5","unstructured":"ESD association standard test method for electrostatic discharge sensitivity testing: human body model \u2013 Component level. ESD Association, New York, ESD STM5.1, 1998."},{"issue":"46","key":"10.1016\/j.microrel.2008.10.003_bib6","first-page":"173","article-title":"Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuit for submicron CMOS VLSI","author":"Ker","year":"1999","journal-title":"IEEE Trans Electron Devices"},{"key":"10.1016\/j.microrel.2008.10.003_bib7","first-page":"131","article-title":"Achieving uniform nMOS device power distribution for submicron ESD reliability","author":"Duvvury","year":"1992","journal-title":"Tech Dig IEDM"},{"key":"10.1016\/j.microrel.2008.10.003_bib8","unstructured":"Polgreen T, Chatterjee A. Improving the ESD failure threshold of silicided NMOS transistors by ensuring uniform current flow. In: Proceedings of the ESD symposium, 1989. p. 167\u201374."},{"key":"10.1016\/j.microrel.2008.10.003_bib9","doi-asserted-by":"crossref","unstructured":"Duvvury C, Ramaswamy S, Amerasekera A, Cline RA, Andresen BH, Gupta V. Substrate pump NMOS for ESD protection applications. In: Proceedings of the EOS\/ESD symposium, 2000. p. 7\u201317.","DOI":"10.1109\/EOSESD.2000.890022"},{"key":"10.1016\/j.microrel.2008.10.003_bib10","doi-asserted-by":"crossref","unstructured":"Smith JC. A substrate triggered lateral bipolar circuit for high voltage tolerant ESD protection applications. In: Proceedings of the EOS\/ESD symposium, 1998. p. 63\u201371.","DOI":"10.1109\/EOSESD.1998.737023"},{"issue":"December","key":"10.1016\/j.microrel.2008.10.003_bib11","doi-asserted-by":"crossref","first-page":"2448","DOI":"10.1109\/16.735721","article-title":"Design methodology and optimization of gate-driven nMOS ESD protection circuits in submicron CMOS processes","volume":"45","author":"Chen","year":"1998","journal-title":"IEEE Trans Electron Devices"},{"key":"10.1016\/j.microrel.2008.10.003_bib12","first-page":"547","article-title":"Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes","author":"Amerasekera","year":"1995","journal-title":"in Tech. Dig. IEDM"},{"issue":"2","key":"10.1016\/j.microrel.2008.10.003_bib13","article-title":"Substrate-triggered ESD protection circuit without extra process modification","volume":"38","author":"Ker","year":"2003","journal-title":"IEEE J Solid-St Circ"},{"key":"10.1016\/j.microrel.2008.10.003_bib14","unstructured":"Ker MD, Chang CY, Jiang HC. Design of negative charge pump circuit with polysilicon diodes in a 0.25-\u03bcm CMOS process. In: Proceedings of the IEEE Asia Pacific conference ASICs (AP-ASIC), Taipei, Taiwan, ROC, 2002. p. 145\u20138."},{"issue":"3","key":"10.1016\/j.microrel.2008.10.003_bib15","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1109\/TDMR.2005.853514","article-title":"Native-NMOS-triggered SCR with faster turn-on speed for effective ESD protection in a 0.13-\u03bcm CMOS process","volume":"5","author":"Ker","year":"2005","journal-title":"IEEE Trans Device and Mater Reliab"},{"key":"10.1016\/j.microrel.2008.10.003_bib16","unstructured":"Maloney T, Khurana N. Transmission line pulsing techniques for circuit modeling of ESD phenomena. In: Proceedings of the EOS\/ESD Symposium, 1985. p. 49\u201354."},{"key":"10.1016\/j.microrel.2008.10.003_bib17","doi-asserted-by":"crossref","unstructured":"Barth J, Richner J, Verhaege K, Henry LG. TLP calibration, correlation, standards, and new techniques. In: Proceedings of the electrical overstress\/electrostatic discharge (EOS\/ESD) symposium, Anaheim, CA, 2000. p. 85\u201396.","DOI":"10.1109\/EOSESD.2000.890031"},{"key":"10.1016\/j.microrel.2008.10.003_bib18","unstructured":"Mergens M, Verhaege K, Russ C, Armer J, Jozwiak P, Kolluri G, et al. Multifinger turn-on circuits and design techniques for enhanced ESD performance and width scaling. In: Proceedings of the EOS\/ESD Symposium, 2001. p. 1\u201311."}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S002627140800379X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S002627140800379X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,2,2]],"date-time":"2025-02-02T18:05:29Z","timestamp":1738519529000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S002627140800379X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["S002627140800379X"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2008.10.003","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}