{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:34:28Z","timestamp":1761647668656,"version":"3.37.0"},"reference-count":13,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2009,6,1]],"date-time":"2009-06-01T00:00:00Z","timestamp":1243814400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1016\/j.microrel.2009.03.016","type":"journal-article","created":{"date-parts":[[2009,4,23]],"date-time":"2009-04-23T08:27:04Z","timestamp":1240475224000},"page":"642-649","source":"Crossref","is-referenced-by-count":72,"title":["Impacts of NBTI and PBTI on SRAM static\/dynamic noise margins and cell failure probability"],"prefix":"10.1016","volume":"49","author":[{"given":"Aditya","family":"Bansal","sequence":"first","affiliation":[]},{"given":"Rahul","family":"Rao","sequence":"additional","affiliation":[]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sufi","family":"Zafar","sequence":"additional","affiliation":[]},{"given":"James H.","family":"Stathis","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.microrel.2009.03.016_bib1","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1016\/j.microrel.2004.03.019","article-title":"A comprehensive model of PMOS NBTI degradation","volume":"45","author":"Alam","year":"2005","journal-title":"Microelectron Reliab"},{"key":"10.1016\/j.microrel.2009.03.016_bib2","doi-asserted-by":"crossref","unstructured":"Zafar S et al. Charge trapping related threshold voltage instabilities in high permittivity gate dielectric stacks. In: JAP 2003.","DOI":"10.1063\/1.1570933"},{"key":"10.1016\/j.microrel.2009.03.016_bib3","doi-asserted-by":"crossref","unstructured":"Zafar S et al. A comparative study of NBTI and PBTI (charge trapping) in SiO2\/HfO2 stacks with FUSI, TiN, re gates. In: VLSI tech. sym; 2006.","DOI":"10.7567\/SSDM.2007.A-3-1"},{"key":"10.1016\/j.microrel.2009.03.016_bib4","doi-asserted-by":"crossref","unstructured":"Mukhopadhyay S et al. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS. In: TCAD 2005, December. p. 1859\u201380.","DOI":"10.1109\/TCAD.2005.852295"},{"key":"10.1016\/j.microrel.2009.03.016_bib5","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1147\/rd.504.0433","article-title":"High-performance CMOS variability in the 65-nm regime and beyond","volume":"50","author":"Bernstein","year":"2006","journal-title":"IBM J Res Dev"},{"key":"10.1016\/j.microrel.2009.03.016_bib6","doi-asserted-by":"crossref","unstructured":"Lin JC et al. Prediction and control of NBTI-induced SRAM vccmin drift. In: IEDM 2006.","DOI":"10.1109\/IEDM.2006.346779"},{"key":"10.1016\/j.microrel.2009.03.016_bib7","doi-asserted-by":"crossref","unstructured":"Lin JC et al. Time dependent vccmin degradation of SRAM fabricated with high-k gate dielectris. In: IRPS 2007. p. 439\u201344.","DOI":"10.1109\/RELPHY.2007.369930"},{"key":"10.1016\/j.microrel.2009.03.016_bib8","doi-asserted-by":"crossref","unstructured":"Kang K et al. Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis. In: TCAD 2007. p. 1770\u201381.","DOI":"10.1109\/TCAD.2007.896317"},{"key":"10.1016\/j.microrel.2009.03.016_bib9","doi-asserted-by":"crossref","unstructured":"Zafar S. Statistical mechanics based model for negative bias temperature instability induced degradation. In: JAP 2005.","DOI":"10.1063\/1.1889226"},{"key":"10.1016\/j.microrel.2009.03.016_bib10","doi-asserted-by":"crossref","unstructured":"Kanj R et al. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In: DAC 2006. p. 69\u201372.","DOI":"10.1145\/1146909.1146930"},{"key":"10.1016\/j.microrel.2009.03.016_bib11","doi-asserted-by":"crossref","unstructured":"Denais M et al. Interface traps and oxide traps under NBTI and PBTI in advanced CMOS technology with a 2nm gate-oxide. Integrated reliability workshop final report, October 2003. IEEE International. p. 1\u20136.","DOI":"10.1109\/IRWS.2003.1283289"},{"key":"10.1016\/j.microrel.2009.03.016_bib12","doi-asserted-by":"crossref","unstructured":"Grasser T et al. Simultaneous extraction of recoverable and permanent components contributing to bias-temperature instability. In: IEDM 2007. p. 801\u20134.","DOI":"10.1109\/IEDM.2007.4419069"},{"key":"10.1016\/j.microrel.2009.03.016_bib13","unstructured":"Taur Y et al. Fundamentals of modern VLSI devices, Cambridge, MA."}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271409000894?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271409000894?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,2,9]],"date-time":"2025-02-09T04:06:13Z","timestamp":1739073973000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271409000894"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6]]},"references-count":13,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2009,6]]}},"alternative-id":["S0026271409000894"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2009.03.016","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2009,6]]}}}