{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:10:18Z","timestamp":1778832618151,"version":"3.51.4"},"reference-count":18,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T00:00:00Z","timestamp":1758240000000},"content-version":"vor","delay-in-days":261,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100007835","name":"Silesian University of Technology","doi-asserted-by":"publisher","award":["2022-1-PL01-KA220-HED-000085090"],"award-info":[{"award-number":["2022-1-PL01-KA220-HED-000085090"]}],"id":[{"id":"10.13039\/501100007835","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Procedia Computer Science"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1016\/j.procs.2025.09.158","type":"journal-article","created":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T22:15:25Z","timestamp":1762467325000},"page":"397-406","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["An Analysis and Implementation of the Switching Sequence Table Method"],"prefix":"10.1016","volume":"270","author":[{"given":"Piotr","family":"Czekalski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miros\u0142aw","family":"Borowiecki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boles\u0142aw","family":"Pochopie\u0144","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Godlove Suila","family":"Kuaban","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.procs.2025.09.158_bib1","unstructured":"A. Saha and N. Manna, Sequential Logic circuits. Hingham, Massachusetts: Infinity Science Press LLC, 2007."},{"key":"10.1016\/j.procs.2025.09.158_bib2","unstructured":"A. K. Singh, M. Tiwari, and A. Prakash, Synchronous(Clocked) Sequential Circuits. New Delhi: New Age International Limited, 2006."},{"key":"10.1016\/j.procs.2025.09.158_bib3","doi-asserted-by":"crossref","unstructured":"G. H. Mealy, \u201cA method for synthesizing sequential circuits,\u201d The Bell System Technical Journal, pp. 1045\u20131079, 1955.","DOI":"10.1002\/j.1538-7305.1955.tb03788.x"},{"issue":"1","key":"10.1016\/j.procs.2025.09.158_bib4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/TE.2020.3000955","article-title":"\u201cTeaching digital circuit design with a 3-d video game: The impact of using in-game tools on students\u2019 performance,\u201d","volume":"64","author":"Oren","year":"2021","journal-title":"IEEE Transactions on Education"},{"issue":"4","key":"10.1016\/j.procs.2025.09.158_bib5","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1109\/TE.2021.3050450","article-title":"\u201cAn approach of project-based learning: Bridging the gap between academia and industry needs in teaching integrated circuit design course,\u201d","volume":"64","author":"Yang","year":"2021","journal-title":"IEEE Transactions on Education"},{"key":"10.1016\/j.procs.2025.09.158_bib6","unstructured":"P. Czekalski, K. Tokarz, and B. Pochopie\u0144, \u201cA modern approach to the asynchronous sequential circuit synthesis,\u201d Theoretical and Applied Informatics, vol. vol. 26, no. No 1-2, pp. 25\u201337, 2014. [Online]. Available: http:\/\/journals.pan.pl\/Content\/118515\/PDF\/AModernApproachtotheAsynchronousSequentialCircuit.pdf"},{"key":"10.1016\/j.procs.2025.09.158_bib7","unstructured":"J. Siwi\u0144ski, Uk\u0142ady prze\u0142\u0105czaj\u0105ce w automatyce. WNT, 1980."},{"key":"10.1016\/j.procs.2025.09.158_bib8","unstructured":"U. Sta\u0144czyk, K. Cyran, and B. Pochopie\u0144, Theory of Logic Circuits Volume 2 - Circuit Design and Analysis. Gliwice: Wydawnictwo Politechniki \u015al\u0105skiej, 2007."},{"key":"10.1016\/j.procs.2025.09.158_bib9","unstructured":"H. Ma\u0142ysiak and Et Al., Teoria automat\u00f3w cyfrowych. Laboratorium. Gliwice: Wydawnictwo Politechniki \u015al\u0105skiej, 2002."},{"issue":"4","key":"10.1016\/j.procs.2025.09.158_bib10","first-page":"41","article-title":"\u201cOptymalny spos\u00f3b wprowadzania element\u00f3w dodatkowych do nierozwi\u0105zalnej tablicy kolejn\u00f3sci \u0142\u0105cze\u0144.\u201d","volume":"XXII","author":"Kamionka-Miku\u0142a","year":"1977","journal-title":"Archiwum Automatyki i Telemechaniki"},{"issue":"3-4","key":"10.1016\/j.procs.2025.09.158_bib11","first-page":"26","article-title":"\u201cAlgorytm wyznaczania miejsc zmian element\u00f3w dodatkowych w tablicy kolejn\u00f3sci \u0142\u0105cze\u0144,\u201d","volume":"8","author":"Kamionka-Miku\u0142a","year":"1997","journal-title":"Archiwum Informatyki Teoretycznej i Stosowanej"},{"key":"10.1016\/j.procs.2025.09.158_bib12","unstructured":"H. Kamionka-Miku\u0142a, H. Ma\u0142ysiak, and B. Pochopie\u0144, Uk\u0142ady cyfrowe. Teoria i przyk\u0142ady. Gliwice: PKJS, 2004."},{"key":"10.1016\/j.procs.2025.09.158_bib13","unstructured":"H. Kamionka-Miku\u0142a, H. Ma\u0142ysiak, and B. Pochopie\u0144, Teoria uk\u0142ad\u00f3w cyfrowych, T. I. Uk\u0142ady kombinacyjne. Wydawnictwo Politechniki \u015al\u0105skiej, 2015."},{"key":"10.1016\/j.procs.2025.09.158_bib14","unstructured":"H. Kamionka-Miku\u0142a, H. and Ma\u0142ysiak and B. Pochopie\u0144, Teoria uk\u0142ad\u00f3w cyfrowych. T. II. Uk\u0142ady sekwencyjne. Gliwice: Wydawnictwo Politechniki \u015al\u0105skiej, 2018."},{"issue":"1-2","key":"10.1016\/j.procs.2025.09.158_bib15","first-page":"25","article-title":"\u201cThe synthesis of asynchronous sequential error detection circuits with the switching sequence table method,\u201d","volume":"10","author":"Ma\u0142ysiak","year":"1998","journal-title":"Archiwum Infor-matyki Teoretycznej i Stosowanej"},{"key":"10.1016\/j.procs.2025.09.158_bib16","unstructured":"Microsoft, \u201cMSDN - Backtracking in Regular Expressions,\u201d 2021. [Online]. Available: https:\/\/docs.microsoft.com\/en-us\/dotnet\/standard\/base-types\/backtracking-in-regular-expressions"},{"key":"10.1016\/j.procs.2025.09.158_bib17","doi-asserted-by":"crossref","unstructured":"S. Fenner, D. Pad\u00e9, and T. Thierauf, \u201cThe complexity of regex crosswords,\u201d Information and Computation, p. 104777, 2021. [Online]. Available: https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0890540121000924","DOI":"10.1016\/j.ic.2021.104777"},{"issue":"9","key":"10.1016\/j.procs.2025.09.158_bib18","first-page":"1237","article-title":"\u201cMinimization of logical functions of a large number of variables,\u201d","volume":"23","author":"Kazakov","year":"1962","journal-title":"Automation and Telemechanics"}],"container-title":["Procedia Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1877050925028285?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1877050925028285?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T07:34:26Z","timestamp":1778830466000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1877050925028285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":18,"alternative-id":["S1877050925028285"],"URL":"https:\/\/doi.org\/10.1016\/j.procs.2025.09.158","relation":{},"ISSN":["1877-0509"],"issn-type":[{"value":"1877-0509","type":"print"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An Analysis and Implementation of the Switching Sequence Table Method","name":"articletitle","label":"Article Title"},{"value":"Procedia Computer Science","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.procs.2025.09.158","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2025 The Author(s). Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}