{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T19:03:41Z","timestamp":1779995021635,"version":"3.53.1"},"reference-count":79,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Sustainable Computing: Informatics and Systems"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.suscom.2026.101391","type":"journal-article","created":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T23:33:01Z","timestamp":1779319981000},"page":"101391","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["VAR-DRAM: Variation-aware framework for efficient Dynamic Random Access Memory design"],"prefix":"10.1016","volume":"51","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6652-3029","authenticated-orcid":false,"given":"Kaustav","family":"Goswami","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hemanta Kumar","family":"Mondal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shirshendu","family":"Das","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0476-1224","authenticated-orcid":false,"given":"Dip Sankar","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.suscom.2026.101391_b1","series-title":"HPCA - 16 2010 the Sixteenth International Symposium on High-Performance Computer Architecture","article-title":"Architecting for power management: The IBM\u00ae POWER7\u2122 approach","author":"Ware","year":"2010"},{"key":"10.1016\/j.suscom.2026.101391_b2","series-title":"2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture","first-page":"54","article-title":"Harmonia: Balancing compute and memory power in high-performance GPUs","author":"Paul","year":"2015"},{"key":"10.1016\/j.suscom.2026.101391_b3","article-title":"The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second edition","author":"Barroso","year":"2013","journal-title":"Synth. Lect. Comput. Archit."},{"key":"10.1016\/j.suscom.2026.101391_b4","unstructured":"M. Technology, TN-41-01: Calculating Memory System Power for DDR3, Tech. Rep. TN41_01DDR3, 2007."},{"key":"10.1016\/j.suscom.2026.101391_b5","unstructured":"Micron Technology, DDR4 SDRAM, Tech. Rep. MT40A2G4, MT40A1G8, MT40A512M16, 2015."},{"key":"10.1016\/j.suscom.2026.101391_b6","unstructured":"M. Technology, TN-46-12: Mobile DRAM Power-Saving Features and Power Calculations, Tech. Rep. TN46_12, 2005."},{"issue":"1","key":"10.1016\/j.suscom.2026.101391_b7","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TSM.2007.913186","article-title":"VARIUS: A model of process variation and resulting timing errors for microarchitects","volume":"21","author":"Sarangi","year":"2008","journal-title":"IEEE Trans. Semicond. Manuf."},{"issue":"11","key":"10.1016\/j.suscom.2026.101391_b8","doi-asserted-by":"crossref","first-page":"2252","DOI":"10.1109\/TC.2012.129","article-title":"Process variation-aware nonuniform cache management in a 3D die-stacked multicore processor","volume":"62","author":"Zhao","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.suscom.2026.101391_b9","doi-asserted-by":"crossref","DOI":"10.1109\/12.966492","article-title":"Hardware and software techniques for controlling DRAM power modes","author":"Delaluz","year":"2001","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.suscom.2026.101391_b10","series-title":"Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture","article-title":"DRAM energy management using software and hardware directed power mode control","author":"Delaluz","year":"2001"},{"key":"10.1016\/j.suscom.2026.101391_b11","series-title":"1997 Proceedings of IEEE International Conference on Computer Aided Design","first-page":"678","article-title":"An efficient statistical analysis methodology and its application to high-density DRAMs","author":"Sang-Hoon Lee","year":"1997"},{"key":"10.1016\/j.suscom.2026.101391_b12","series-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","volume":"vol. 40","author":"Liu","year":"2012"},{"key":"10.1016\/j.suscom.2026.101391_b13","series-title":"2024 IEEE International Symposium on High-Performance Computer Architecture","first-page":"560","article-title":"Spatial variation-aware read disturbance defenses: Experimental analysis of real DRAM chips and implications on future solutions","author":"Ya\u011fl\u0131k\u00e7\u0131","year":"2024"},{"key":"10.1016\/j.suscom.2026.101391_b14","series-title":"2015 Design, Automation & Test in Europe Conference & Exhibition","first-page":"477","article-title":"Exploiting DRAM restore time variations in deep sub-micron scaling","author":"Zhang","year":"2015"},{"key":"10.1016\/j.suscom.2026.101391_b15","doi-asserted-by":"crossref","unstructured":"K.K. Chang, A. Kashyap, H. Hassan, S. Ghose, K. Hsieh, D. Lee, T. Li, G. Pekhimenko, S. Khan, O. Mutlu, Understanding latency variation in modern DRAM chips: Experimental characterization, analysis, and optimization, in: Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science, 2016, pp. 323\u2013336.","DOI":"10.1145\/2896377.2901453"},{"key":"10.1016\/j.suscom.2026.101391_b16","series-title":"2016 IEEE 34th International Conference on Computer Design","first-page":"217","article-title":"Understanding and alleviating intra-die and intra-DIMM parameter variation in the memory system","author":"Taassori","year":"2016"},{"key":"10.1016\/j.suscom.2026.101391_b17","series-title":"Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"105","article-title":"Power aware page allocation","author":"Lebeck","year":"2000"},{"key":"10.1016\/j.suscom.2026.101391_b18","series-title":"Proceedings Design Automation Conference","article-title":"Automatic data migration for reducing energy consumption in multi-bank memory systems","author":"Luz","year":"2002"},{"key":"10.1016\/j.suscom.2026.101391_b19","series-title":"Proceedings of the 46th International Symposium on Computer Architecture","first-page":"129","article-title":"CROW: A low-cost substrate for improving DRAM performance, energy efficiency, and reliability","author":"Hassan","year":"2019"},{"key":"10.1016\/j.suscom.2026.101391_b20","series-title":"2018 IEEE International Conference on Consumer Electronics","first-page":"1","article-title":"Bandwidth-aware DRAM page migration for heterogeneous mobile memory systems","author":"Shin","year":"2018"},{"key":"10.1016\/j.suscom.2026.101391_b21","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2009.2014842","article-title":"An approach for adaptive DRAM temperature and power management","author":"Liu","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.suscom.2026.101391_b22","series-title":"IEEE Computer Society Annual Symposium on VLSI","first-page":"409","article-title":"Performance of graceful degradation for cache faults","author":"Lee","year":"2007"},{"key":"10.1016\/j.suscom.2026.101391_b23","series-title":"20th International Symposium on Quality Electronic Design","article-title":"State preserving dynamic DRAM bank re-configurations for enhanced power efficiency","author":"Goswami","year":"2019"},{"key":"10.1016\/j.suscom.2026.101391_b24","series-title":"26th PATMOS","article-title":"A new bank sensitive drampower model for efficient design space exploration","author":"Jung","year":"2016"},{"key":"10.1016\/j.suscom.2026.101391_b25","series-title":"DRAMPower: Open-source DRAM power & energy estimation tool","author":"Karthik","year":"2014"},{"issue":"1","key":"10.1016\/j.suscom.2026.101391_b26","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/L-CA.2011.4","article-title":"DRAMSim2: A cycle accurate memory system simulator","volume":"10","author":"Rosenfeld","year":"2011","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.suscom.2026.101391_b27","doi-asserted-by":"crossref","DOI":"10.1109\/16.678551","article-title":"On the retention time distribution of dynamic random access memory (DRAM)","author":"Hamamoto","year":"1998","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"10.1016\/j.suscom.2026.101391_b28","doi-asserted-by":"crossref","DOI":"10.1145\/3131848","article-title":"Emerging NVM: A survey on architectural integration and research challenges","volume":"23","author":"Boukhobza","year":"2017","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.suscom.2026.101391_b29","series-title":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","first-page":"203","article-title":"Process variation and temperature aware adaptive scrubbing for retention failures in STT-MRAM","author":"Sayed","year":"2018"},{"key":"10.1016\/j.suscom.2026.101391_b30","article-title":"Improving 3D NAND flash memory lifetime by tolerating early retention loss and process variation","author":"Luo","year":"2018","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"issue":"3","key":"10.1016\/j.suscom.2026.101391_b31","doi-asserted-by":"crossref","DOI":"10.1145\/3224419","article-title":"What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study","volume":"2","author":"Ghose","year":"2018","journal-title":"Proc. ACM Meas. Anal. Comput. Syst."},{"key":"10.1016\/j.suscom.2026.101391_b32","series-title":"IEEE HPCA","first-page":"61","article-title":"Defect analysis and cost-effective resilience architecture for future DRAM devices","author":"Cha","year":"2017"},{"issue":"3","key":"10.1016\/j.suscom.2026.101391_b33","doi-asserted-by":"crossref","DOI":"10.1145\/1367045.1367059","article-title":"ILP-based energy minimization techniques for banked memories","volume":"13","author":"Ozturk","year":"2008","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.suscom.2026.101391_b34","article-title":"Data Remapping for Static NUCA in Degradable Chip Multiprocessors","author":"Wang","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.suscom.2026.101391_b35","article-title":"Rank-Aware Dynamic Migrations and Adaptive Demotions for DRAM Power Management","author":"Lu","year":"2016","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.suscom.2026.101391_b36","series-title":"2017 IEEE International Symposium on High Performance Computer Architecture","article-title":"Partial Row Activation for Low-Power DRAM System","author":"Lee","year":"2017"},{"key":"10.1016\/j.suscom.2026.101391_b37","doi-asserted-by":"crossref","DOI":"10.1145\/3084447","article-title":"Understanding reduced-voltage operation in modern DRAM devices: Experimental characterization, analysis, and mechanisms","author":"Chang","year":"2017","journal-title":"Proc. ACM Meas. Anal. Comput. Syst."},{"key":"10.1016\/j.suscom.2026.101391_b38","series-title":"Proceedings of the 2000 International Symposium on Low Power Electronics and Design","first-page":"90","article-title":"Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories","author":"Powell","year":"2000"},{"key":"10.1016\/j.suscom.2026.101391_b39","series-title":"2010 53rd IEEE International Midwest Symposium on Circuits and Systems","first-page":"761","article-title":"A quasi-power-gated low-leakage stable SRAM cell","author":"Nair","year":"2010"},{"key":"10.1016\/j.suscom.2026.101391_b40","series-title":"2015 52nd ACM\/EDAC\/IEEE Design Automation Conference","article-title":"DimNoC: A dim silicon approach towards power-efficient on-chip network","author":"Zhan","year":"2015"},{"key":"10.1016\/j.suscom.2026.101391_b41","series-title":"2013 5th IEEE International Memory Workshop","first-page":"80","article-title":"A 1-mb STT-MRAM with zero-array standby power and 1.5-ns quick wake-up by 8-b fine-grained power gating","author":"Ohsawa","year":"2013"},{"key":"10.1016\/j.suscom.2026.101391_b42","series-title":"9th EUROMICRO Conference on Digital System Design","first-page":"89","article-title":"Multi-bank main memory architecture with dynamic voltage frequency scaling for system energy optimization","author":"Ben Fradj","year":"2006"},{"key":"10.1016\/j.suscom.2026.101391_b43","series-title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","first-page":"223","article-title":"Multiple clone row DRAM: A low latency and area optimized DRAM","author":"Choi","year":"2015"},{"key":"10.1016\/j.suscom.2026.101391_b44","series-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture","first-page":"666","article-title":"CLR-DRAM: A low-cost DRAM architecture enabling dynamic capacity-latency trade-off","author":"Luo","year":"2020"},{"key":"10.1016\/j.suscom.2026.101391_b45","series-title":"Proceedings of the International Symposium on Memory Systems","first-page":"205","article-title":"Mitigating bitline crosstalk noise in DRAM memories","author":"Seyedzadeh","year":"2017"},{"key":"10.1016\/j.suscom.2026.101391_b46","series-title":"CMOS Digital Integrated Circuits Analysis & Design","author":"Kang","year":"2003"},{"key":"10.1016\/j.suscom.2026.101391_b47","series-title":"2008 International Symposium on Computer Architecture","first-page":"363","article-title":"Variation-aware application scheduling and power management for chip multiprocessors","author":"Teodorescu","year":"2008"},{"key":"10.1016\/j.suscom.2026.101391_b48","doi-asserted-by":"crossref","DOI":"10.1109\/4.568820","article-title":"Limitations and challenges of multigigabit DRAM chip design","author":"Itoh","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.suscom.2026.101391_b49","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1986.1052587","article-title":"A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM\u2019s","author":"Lu","year":"1986","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.suscom.2026.101391_b50","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1116\/1.587994","article-title":"Sixteen-megabit dynamic random access memory trench depth characterization using two-dimensional diffraction analysis","author":"Hatab","year":"1995","journal-title":"J. Vac. Sci. Technol. B"},{"key":"10.1016\/j.suscom.2026.101391_b51","doi-asserted-by":"crossref","DOI":"10.1145\/2508148.2485928","article-title":"An experimental study of data retention behavior in modern dram devices: Implications for retention time profiling mechanisms","author":"Liu","year":"2013","journal-title":"SIGARCH Comput. Arch. News"},{"key":"10.1016\/j.suscom.2026.101391_b52","doi-asserted-by":"crossref","DOI":"10.1145\/2637364.2592000","article-title":"The efficacy of error mitigation techniques for DRAM retention failures: A comparative experimental study","author":"Khan","year":"2014","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"10.1016\/j.suscom.2026.101391_b53","series-title":"2015 45th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks","first-page":"427","article-title":"AVATAR: A variable-retention-time (VRT) aware refresh for dram systems","author":"Qureshi","year":"2015"},{"key":"10.1016\/j.suscom.2026.101391_b54","series-title":"2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems","first-page":"89","article-title":"Quality-aware data allocation in approximate dram*","author":"Raha","year":"2015"},{"key":"10.1016\/j.suscom.2026.101391_b55","series-title":"IEEE HPCA","article-title":"SoftMC: A flexible and practical open-source infrastructure for enabling experimental DRAM studies","author":"Hassan","year":"2017"},{"issue":"12","key":"10.1016\/j.suscom.2026.101391_b56","doi-asserted-by":"crossref","first-page":"5098","DOI":"10.1109\/TCAD.2023.3282172","article-title":"DRAM bender: An extensible and versatile FPGA-based infrastructure to easily test state-of-the-art DRAM chips","volume":"42","author":"Olgun","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.suscom.2026.101391_b57","series-title":"Proceeding of the 41st Annual International Symposium on Computer Architecture","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"Kim","year":"2014"},{"key":"10.1016\/j.suscom.2026.101391_b58","series-title":"2020 IEEE Symposium on Security and Privacy","first-page":"747","article-title":"TRRespass: Exploiting the many sides of target row refresh","author":"Frigo","year":"2020"},{"key":"10.1016\/j.suscom.2026.101391_b59","series-title":"2022 IEEE Symposium on Security and Privacy","first-page":"716","article-title":"Blacksmith: Scalable rowhammering in the frequency domain","author":"Jattke","year":"2022"},{"key":"10.1016\/j.suscom.2026.101391_b60","doi-asserted-by":"crossref","unstructured":"H. Venugopalan, K. Goswami, Z. Abi Din, J. Lowe-Power, S.T. King, Z. Shafiq, FP-rowhammer: DRAM-based device fingerprinting, in: Proceedings of the 20th ACM Asia Conference on Computer and Communications Security, 2025, pp. 1141\u20131157.","DOI":"10.1145\/3708821.3733880"},{"key":"10.1016\/j.suscom.2026.101391_b61","unstructured":"K. Goswami, A. Akram, H. Venugopalan, J. Lowe-Power, Hammersim: A tool to model rowhammer, in: Young Architect Workshop (YArch), 2023."},{"key":"10.1016\/j.suscom.2026.101391_b62","series-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","author":"Seshadri","year":"2013"},{"key":"10.1016\/j.suscom.2026.101391_b63","series-title":"2008 IEEE Custom Integrated Circuits Conference","first-page":"125","article-title":"A high sensitivity process variation sensor utilizing sub-threshold operation","author":"Meterelliyoz","year":"2008"},{"key":"10.1016\/j.suscom.2026.101391_b64","series-title":"40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007)","first-page":"15","article-title":"Process variation tolerant 3t1d-based cache architectures","author":"Liang","year":"2007"},{"key":"10.1016\/j.suscom.2026.101391_b65","series-title":"Tezzaron semiconductors, bi-STAR technology","year":"2013"},{"key":"10.1016\/j.suscom.2026.101391_b66","unstructured":"B. Florin, R. Suresh, H. Lun-Bin, R. Nick, Hardware Implementation of a Tree Based IP Lookup Algorithm for OC-768 and beyond, Tech. Rep. ST Microelectronics Inc, 2005."},{"issue":"6","key":"10.1016\/j.suscom.2026.101391_b67","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1109\/TC.1981.1675811","article-title":"Double-edge-triggered flip-flops","volume":"C-30","author":"Unger","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.suscom.2026.101391_b68","unstructured":"Intel, Intel 64 and IA-32 Architectures Optimization Reference Manual, Tech. Rep., 2012."},{"key":"10.1016\/j.suscom.2026.101391_b69","series-title":"2017 IEEE International Symposium on High Performance Computer Architecture","first-page":"217","article-title":"Partial row activation for low-power DRAM system","author":"Lee","year":"2017"},{"key":"10.1016\/j.suscom.2026.101391_b70","series-title":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture","first-page":"349","article-title":"Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation","author":"Zhang","year":"2014"},{"issue":"2","key":"10.1016\/j.suscom.2026.101391_b71","article-title":"The Gem5 Simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"SIGARCH Comput. Arch. News"},{"key":"10.1016\/j.suscom.2026.101391_b72","series-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"10.1016\/j.suscom.2026.101391_b73","article-title":"Pytorch: An imperative style, high-performance deep learning library","volume":"32","author":"Paszke","year":"2019","journal-title":"Adv. Neural Inf. Process. Syst."},{"key":"10.1016\/j.suscom.2026.101391_b74","unstructured":"C++ Implementation of PyTorch Tutorials for Everyone, [Online]. Available: https:\/\/github.com\/prabhuomkar\/pytorch-cpp."},{"issue":"11","key":"10.1016\/j.suscom.2026.101391_b75","doi-asserted-by":"crossref","first-page":"2252","DOI":"10.1109\/TC.2012.129","article-title":"Process variation-aware nonuniform cache management in a 3D die-stacked multicore processor","volume":"62","author":"Zhao","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.suscom.2026.101391_b76","series-title":"DRAM fault analysis and test generation","author":"Al-Ars","year":"2005"},{"key":"10.1016\/j.suscom.2026.101391_b77","series-title":"Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"213","article-title":"Flikker: Saving DRAM refresh-power through critical data partitioning","author":"Liu","year":"2011"},{"issue":"7","key":"10.1016\/j.suscom.2026.101391_b78","doi-asserted-by":"crossref","first-page":"1172","DOI":"10.1109\/TC.2016.2640296","article-title":"Quality configurable approximate DRAM","volume":"66","author":"Raha","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.suscom.2026.101391_b79","series-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture","first-page":"126","article-title":"PF-DRAM: A precharge-free DRAM structure","author":"Rohbani","year":"2021"}],"container-title":["Sustainable Computing: Informatics and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2210537926001010?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2210537926001010?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T18:55:37Z","timestamp":1779994537000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S2210537926001010"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":79,"alternative-id":["S2210537926001010"],"URL":"https:\/\/doi.org\/10.1016\/j.suscom.2026.101391","relation":{},"ISSN":["2210-5379"],"issn-type":[{"value":"2210-5379","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"VAR-DRAM: Variation-aware framework for efficient Dynamic Random Access Memory design","name":"articletitle","label":"Article Title"},{"value":"Sustainable Computing: Informatics and Systems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.suscom.2026.101391","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Inc. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"101391"}}