{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T09:20:14Z","timestamp":1787995214056,"version":"build-2784847793"},"reference-count":27,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Sustainable Computing: Informatics and Systems"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.suscom.2026.101422","type":"journal-article","created":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T12:30:07Z","timestamp":1784982607000},"page":"101422","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["GPU-accelerated combinational equivalence checking via dataflow-driven parallelism and LRU-aware memory optimization"],"prefix":"10.1016","volume":"51","author":[{"given":"Ping","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongxue","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zixia","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lili","family":"Lei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongchang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.suscom.2026.101422_b1","series-title":"22nd International Conference on Computer Aided Verification","first-page":"24","article-title":"ABC: an academic industrial-strength verification tool","author":"Brayton","year":"2010"},{"key":"10.1016\/j.suscom.2026.101422_b2","doi-asserted-by":"crossref","unstructured":"A. Mishchenko, S. Chatterjee, R. Brayton, N. Een, Improvements to Combinational Equivalence Checking, in: 2006 IEEE\/ACM International Conference on Computer Aided Design, ICCAD, San Jose, CA, USA, 2006, pp. 836\u2013843.","DOI":"10.1109\/ICCAD.2006.320087"},{"key":"10.1016\/j.suscom.2026.101422_b3","unstructured":"A. Mishchenko, R. Brayton, FRAIGs: A Unifying Representation for Logic Synthesis and Verification, UC Berkeley Tech. Rep., 2005."},{"key":"10.1016\/j.suscom.2026.101422_b4","unstructured":"A. Biere, The AIGER And-Inverter Graph (AIG) Format, JKU Tech. Rep., 2007."},{"key":"10.1016\/j.suscom.2026.101422_b5","doi-asserted-by":"crossref","unstructured":"N. Mohyuddin, E. Pakbaznia, M. Pedram, Probabilistic error propagation in logic circuits using the Boolean difference calculus, in: 2008 IEEE International Conference on Computer Design, Lake Tahoe, CA, USA, 2008, pp. 7\u201313.","DOI":"10.1109\/ICCD.2008.4751833"},{"key":"10.1016\/j.suscom.2026.101422_b6","series-title":"1994 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"300","article-title":"Estimation of circuit activity considering signal correlations and simultaneous switching","author":"Chou","year":"1994"},{"key":"10.1016\/j.suscom.2026.101422_b7","unstructured":"A. Dutta, N.A. Touba, Iterative OPDD based signal probability calculation, in: 24th IEEE VLSI Test Symposium, Berkeley, CA, USA, 2006, p. 6, pp. -77."},{"key":"10.1016\/j.suscom.2026.101422_b8","series-title":"Probabilistic Analysis for Modeling and Simulating Digital Systems","author":"Yu","year":"2012"},{"key":"10.1016\/j.suscom.2026.101422_b9","unstructured":"A. Biere, K. Fazekas, M. Fleury, N. Froleyks, Clausal Equivalence Sweeping, in: 2024 Formal Methods in Computer-Aided Design, FMCAD, Prague, Czech Republic, 2024, pp. 1\u20136."},{"key":"10.1016\/j.suscom.2026.101422_b10","doi-asserted-by":"crossref","unstructured":"S. Qin, W. Li, Z. Fan, Z. Wang, T. Liu, H. Wu, K. Zhang, X. An, X. Ye, D. Fan, ROMA: A reconfigurable on-chip memory architecture for multi-core accelerators, in: 2023 IEEE International Conference on High Performance Computing & Communications, Data Science & Systems, Smart City & Dependability in Sensor, Cloud & Big Data Systems & Application, HPCC\/DSS\/SmartCity\/DependSys, Melbourne, Australia, 2023, pp. 49\u201357.","DOI":"10.1109\/HPCC-DSS-SmartCity-DependSys60770.2023.00017"},{"issue":"2","key":"10.1016\/j.suscom.2026.101422_b11","first-page":"62","article-title":"PANDA: Adaptive prefetching and decentralized scheduling for dataflow architectures","volume":"22","author":"Qin","year":"2025","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"key":"10.1016\/j.suscom.2026.101422_b12","doi-asserted-by":"crossref","unstructured":"L. Amar\u00fa, et al., SAT-Sweeping Enhanced for Logic Synthesis, in: 2020 57th ACM\/IEEE Design Automation Conference, DAC, San Francisco, CA, USA, 2020, pp. 1\u20136.","DOI":"10.1109\/DAC18072.2020.9218691"},{"issue":"10","key":"10.1016\/j.suscom.2026.101422_b13","doi-asserted-by":"crossref","first-page":"3081","DOI":"10.1109\/TCAD.2019.2946254","article-title":"Parallel combinational equivalence checking","volume":"39","author":"Possani","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (TCAD)"},{"key":"10.1016\/j.suscom.2026.101422_b14","unstructured":"D. Biancolin, et al., FPGA-Accelerated Evaluation and Verification of RTL Designs, UC Berkeley Tech. Rep., 2019."},{"key":"10.1016\/j.suscom.2026.101422_b15","doi-asserted-by":"crossref","unstructured":"S. Qin, Z. Qiang, Z. Fan, W. Li, X. An, X. Ye, D. Fan, StreamDCIM: A Tile-based Streaming Digital CIM Accelerator with Mixed-stationary Cross-forwarding Dataflow for Multimodal Transformer, in: 2025 IEEE International Symposium on Circuits and Systems, ISCAS, London, United Kingdom, 2025, pp. 1\u20135.","DOI":"10.1109\/ISCAS56072.2025.11043484"},{"key":"10.1016\/j.suscom.2026.101422_b16","doi-asserted-by":"crossref","unstructured":"A.A. Sohanghpurwala, M.W. Hassan, P Athanas, Hardware-Accelerated SAT Solvers\u2014A Survey, J. Parallel Distrib. Comput. 2017, 170\u2013184.","DOI":"10.1016\/j.jpdc.2016.12.014"},{"issue":"1\u20133","key":"10.1016\/j.suscom.2026.101422_b17","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1007\/s10703-023-00432-z","article-title":"Certified SAT solving with GPU accelerated inprocessing","volume":"62","author":"Osama","year":"2024","journal-title":"Form. Methods Syst. Des."},{"key":"10.1016\/j.suscom.2026.101422_b18","series-title":"Conference on Design, Automation and Test in Europe","first-page":"1357","article-title":"On the use of GP-GPUs for accelerating compute-intensive EDA applications","author":"Bertacco","year":"2013"},{"key":"10.1016\/j.suscom.2026.101422_b19","series-title":"2009 International Conference on Computer-Aided Design","first-page":"276","article-title":"Introduction to GPU programming for EDA","author":"Croix","year":"2009"},{"key":"10.1016\/j.suscom.2026.101422_b20","series-title":"59th ACM\/IEEE Design Automation Conference","first-page":"1231","article-title":"Gatspi: GPU accelerated gate-level simulation for power improvement","year":"2022"},{"key":"10.1016\/j.suscom.2026.101422_b21","unstructured":"Zhang Yuxuan, Wei Tingcun, Kai Yaowen, Fan Xiaoya, Zhang Meng, Zhao Lili, Logic simulation acceleration based on GPU, in: 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011, Gliwice, 2011, pp. 608\u2013613."},{"key":"10.1016\/j.suscom.2026.101422_b22","series-title":"Theory and Applications of Satisfiability Testing \u2013 SAT 2021","article-title":"Leveraging GPUs for effective clause sharing in parallel SAT solving","volume":"vol. 12831","author":"Prevot","year":"2021"},{"key":"10.1016\/j.suscom.2026.101422_b23","doi-asserted-by":"crossref","unstructured":"E.J. Marinissen, V. Iyengar, K. Chakrabarty, A set of benchmarks for modular testing of SOCs, in: Proceedings. International Test Conference, Baltimore, MD, USA, 2002, pp. 519\u2013528, http:\/\/dx.doi.org\/10.1109\/TEST.2002.1041802.","DOI":"10.1109\/TEST.2002.1041802"},{"key":"10.1016\/j.suscom.2026.101422_b24","unstructured":"L. Amar\u00fa, P.-E. Gaillardon, G. De Micheli, The EPFL combinational benchmark suite, in: International Workshop on Logic Synthesis, IWLS, 2015, pp. 57\u201361."},{"key":"10.1016\/j.suscom.2026.101422_b25","doi-asserted-by":"crossref","unstructured":"Xindi Zhang, Furong Ye, Zhihan Chen, Shaowei Cai, FastLEC: Parallel Datapath Equivalence Checking with Hybrid Engines, in: Proceedings of the 26th International Symposium on Formal Methods, FM 2026, 2026.","DOI":"10.1007\/978-3-032-26204-2_5"},{"issue":"3","key":"10.1016\/j.suscom.2026.101422_b26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1970353.1970363","article-title":"Gate-level simulation with GPU computing","volume":"16","author":"Chatterjee","year":"2011","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"10.1016\/j.suscom.2026.101422_b27","series-title":"Euro-Par 2025","article-title":"SimPart: A simple yet effective replication-aided partitioning algorithm for logic simulation on GPU","author":"Gopalakrishnan","year":"2025"}],"container-title":["Sustainable Computing: Informatics and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2210537926001320?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2210537926001320?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T09:08:40Z","timestamp":1787994520000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S2210537926001320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":27,"alternative-id":["S2210537926001320"],"URL":"https:\/\/doi.org\/10.1016\/j.suscom.2026.101422","relation":{},"ISSN":["2210-5379"],"issn-type":[{"value":"2210-5379","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"GPU-accelerated combinational equivalence checking via dataflow-driven parallelism and LRU-aware memory optimization","name":"articletitle","label":"Article Title"},{"value":"Sustainable Computing: Informatics and Systems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.suscom.2026.101422","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Inc. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"101422"}}