{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T15:19:59Z","timestamp":1780586399406,"version":"3.54.1"},"reference-count":249,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T00:00:00Z","timestamp":1721952000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1016\/j.sysarc.2024.103243","type":"journal-article","created":{"date-parts":[[2024,7,24]],"date-time":"2024-07-24T00:33:19Z","timestamp":1721781199000},"page":"103243","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"special_numbering":"C","title":["Coarse-grained reconfigurable architectures for radio baseband processing: A survey"],"prefix":"10.1016","volume":"154","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-1349-2354","authenticated-orcid":false,"given":"Zohaib","family":"Hassan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aleksandr","family":"Ometov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elena Simona","family":"Lohan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.sysarc.2024.103243_b1","first-page":"1","article-title":"Survey on joint paradigm of 5G and SDN emerging mobile technologies: Architecture, security, challenges and research directions","author":"Kazmi","year":"2023","journal-title":"Wirel. Pers. Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b2","doi-asserted-by":"crossref","DOI":"10.1109\/COMST.2023.3347145","article-title":"Revolutionizing future connectivity: A contemporary survey on AI-empowered satellite-based non-terrestrial networks in 6G","author":"Mahboob","year":"2024","journal-title":"IEEE Commun. Surv. Tutor."},{"issue":"11","key":"10.1016\/j.sysarc.2024.103243_b3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3571072","article-title":"Five facets of 6G: Research challenges and opportunities","volume":"55","author":"Shen","year":"2023","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.sysarc.2024.103243_b4","article-title":"Dynamic spectrum sharing for 5G NR and 4G LTE coexistence-A comprehensive review","author":"Saha","year":"2024","journal-title":"IEEE Open J. Commun. Soc."},{"key":"10.1016\/j.sysarc.2024.103243_b5","doi-asserted-by":"crossref","DOI":"10.1109\/OJCOMS.2022.3210648","article-title":"Deep learning-aided 6G wireless networks: A comprehensive survey of revolutionary PHY architectures","author":"Ozpoyraz","year":"2022","journal-title":"IEEE Open J. Commun. Soc."},{"key":"10.1016\/j.sysarc.2024.103243_b6","doi-asserted-by":"crossref","first-page":"87535","DOI":"10.1109\/ACCESS.2022.3199689","article-title":"A comprehensive review on artificial intelligence\/machine learning algorithms for empowering the future IoT toward 6G era","volume":"10","author":"Mahmood","year":"2022","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2024.103243_b7","series-title":"Proc. of the International Conference on Intelligent Computing & Optimization","first-page":"121","article-title":"Energy-efficient AI models for 6G base station","author":"Munif","year":"2023"},{"issue":"6","key":"10.1016\/j.sysarc.2024.103243_b8","doi-asserted-by":"crossref","first-page":"1592","DOI":"10.1109\/JSAC.2023.3274037","article-title":"5G-advanced toward 6G: Past, present, and future","volume":"41","author":"Chen","year":"2023","journal-title":"IEEE J. Sel. Areas Commun."},{"issue":"8","key":"10.1016\/j.sysarc.2024.103243_b9","doi-asserted-by":"crossref","first-page":"15","DOI":"10.23919\/JCC.2022.08.002","article-title":"Federated edge learning for the wireless physical layer: Opportunities and challenges","volume":"19","author":"Cui","year":"2022","journal-title":"China Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11432-020-2955-6","article-title":"Towards 6G wireless communication networks: Vision, enabling technologies, and new paradigm shifts","volume":"64","author":"You","year":"2021","journal-title":"Sci. China Inf. Sci."},{"key":"10.1016\/j.sysarc.2024.103243_b11","doi-asserted-by":"crossref","first-page":"147029","DOI":"10.1109\/ACCESS.2020.3015289","article-title":"6G wireless systems: A vision, architectural elements, and future directions","volume":"8","author":"Khan","year":"2020","journal-title":"IEEE Access"},{"issue":"11","key":"10.1016\/j.sysarc.2024.103243_b12","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MCOM.011.2100195","article-title":"Terahertz wireless communications for 2030 and beyond: A cutting-edge frontier","volume":"59","author":"Chen","year":"2021","journal-title":"IEEE Commun. Mag."},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b13","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/MCOM.001.2000208","article-title":"The road to 6G: Ten physical layer challenges for communications engineers","volume":"59","author":"Matthaiou","year":"2021","journal-title":"IEEE Commun. Mag."},{"key":"10.1016\/j.sysarc.2024.103243_b14","series-title":"Software Defined Chips: Volume II","author":"Liu","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b15","doi-asserted-by":"crossref","first-page":"26203","DOI":"10.1109\/ACCESS.2022.3154364","article-title":"Software defined radio platforms for wireless technologies","volume":"10","author":"Molla","year":"2022","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2024.103243_b16","series-title":"Proc. of IEEE Symposium in Low-Power and High-Speed Chips","first-page":"1","article-title":"DXT501: An SDR-based baseband MP-soc for multi-protocol industrial wireless communication","author":"Chen","year":"2022"},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b17","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/MWC.001.1900359","article-title":"FPGA for 5G: Re-configurable hardware for next generation communication","volume":"27","author":"Chamola","year":"2020","journal-title":"IEEE Wirel. Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b18","series-title":"Proc. of IEEE International Parallel and Distributed Processing Symposium Workshops","first-page":"679","article-title":"Twenty years of automated methods for mapping applications on CGRA","author":"Martin","year":"2022"},{"issue":"10","key":"10.1016\/j.sysarc.2024.103243_b19","doi-asserted-by":"crossref","first-page":"3387","DOI":"10.1109\/TCAD.2021.3123178","article-title":"Specializing CGRAs for light-weight convolutional neural networks","volume":"41","author":"Lee","year":"2021","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b20","series-title":"Proc. of 29th International Conference on Field Programmable Logic and Applications","first-page":"411","article-title":"Demonstration of low power stream processing using a variable pipelined CGRA","author":"Kojima","year":"2019"},{"issue":"10","key":"10.1016\/j.sysarc.2024.103243_b21","doi-asserted-by":"crossref","first-page":"1159","DOI":"10.1007\/s11265-020-01630-2","article-title":"Floating point CGRA based ultra-low power DSP accelerator","volume":"93","author":"Prasad","year":"2021","journal-title":"J. Signal Process. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b22","series-title":"Proc. of Design, Automation and Test in Europe. Conference and Exhibition","first-page":"642","article-title":"A decade of reconfigurable computing: A visionary retrospective","author":"Hartenstein","year":"2001"},{"issue":"16","key":"10.1016\/j.sysarc.2024.103243_b23","first-page":"1","article-title":"Survey on coarse grained reconfigurable architectures","volume":"48","author":"Tehre","year":"2012","journal-title":"Int. J. Comput. Appl."},{"key":"10.1016\/j.sysarc.2024.103243_b24","series-title":"Proc. of International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","first-page":"235","article-title":"Coarse grained reconfigurable architectures in the past 25 years: Overview and classification","author":"Wijtvliet","year":"2016"},{"issue":"6","key":"10.1016\/j.sysarc.2024.103243_b25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3357375","article-title":"A survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications","volume":"52","author":"Liu","year":"2019","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.sysarc.2024.103243_b26","doi-asserted-by":"crossref","first-page":"146719","DOI":"10.1109\/ACCESS.2020.3012084","article-title":"A survey on coarse-grained reconfigurable architectures from a performance perspective","volume":"8","author":"Podobas","year":"2020","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2024.103243_b27","series-title":"Proc. of International Conference on Field-Programmable Technology","first-page":"1","article-title":"Energy efficient design of coarse-grained reconfigurable architectures: Insights, trends and challenges","author":"Aliagha","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b28","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2022.102561","article-title":"A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives","author":"Peccerillo","year":"2022","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2024.103243_b29","series-title":"Proc. of International Conference on Communication and Signal Processing","first-page":"1500","article-title":"A survey on embedded reconfigurable architectures","author":"Kareemullah","year":"2017"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b30","first-page":"41","article-title":"Review of recent trends in coarse grain reconfigurable architectures for signal processing applications","volume":"18","author":"Raghavachari","year":"2018","journal-title":"Adv. Syst. Sci. Appl."},{"key":"10.1016\/j.sysarc.2024.103243_b31","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1016\/j.comcom.2018.07.012","article-title":"Software-defined radios: Architecture, state-of-the-art, and challenges","volume":"128","author":"Akeela","year":"2018","journal-title":"Comput. Commun."},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b32","first-page":"851","article-title":"ASIP for 5G and beyond: Opportunities and vision","volume":"68","author":"Shahabuddin","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"17","key":"10.1016\/j.sysarc.2024.103243_b33","doi-asserted-by":"crossref","first-page":"2048","DOI":"10.3390\/electronics10172048","article-title":"Low-power ultra-small edge AI accelerators for image recognition with convolution neural networks: Analysis and future directions","volume":"10","author":"Lin","year":"2021","journal-title":"Electronics"},{"key":"10.1016\/j.sysarc.2024.103243_b34","series-title":"Proc. of 17th Conference on Ph. D Research in Microelectronics and Electronics","first-page":"373","article-title":"Architectural implications for inference of graph neural networks on CGRA-based accelerators","author":"Zulberti","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b35","doi-asserted-by":"crossref","DOI":"10.1109\/ACCESS.2022.3229767","article-title":"Efficient hardware architectures for accelerating deep neural networks: Survey","author":"Dhilleswararao","year":"2022","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2024.103243_b36","series-title":"Proc. of IEEE Aerospace Conference","first-page":"1","article-title":"A reconfigurable multi-modal SDR transceiver for CubeSats","author":"Bonafini","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b37","series-title":"Proc. of New Generation of CAS","first-page":"158","article-title":"A software defined radio transceiver based on dynamic partial reconfiguration","author":"Hosny","year":"2018"},{"key":"10.1016\/j.sysarc.2024.103243_b38","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/OJCOMS.2020.3010270","article-title":"6G wireless communication systems: Applications, requirements, technologies, challenges, and research directions","volume":"1","author":"Chowdhury","year":"2020","journal-title":"IEEE Open J. Commun. Soc."},{"issue":"5","key":"10.1016\/j.sysarc.2024.103243_b39","doi-asserted-by":"crossref","DOI":"10.1007\/s11432-021-3351-5","article-title":"Vision, application scenarios, and key technology trends for 6G mobile communications","volume":"65","author":"Wang","year":"2022","journal-title":"Sci. China Inf. Sci."},{"key":"10.1016\/j.sysarc.2024.103243_b40","article-title":"6G mobile communication technology: Requirements, targets, applications, challenges, advantages, and opportunities","author":"Banafaa","year":"2022","journal-title":"Alex. Eng. J."},{"key":"10.1016\/j.sysarc.2024.103243_b41","doi-asserted-by":"crossref","DOI":"10.1109\/COMST.2023.3249835","article-title":"On the road to 6G: Visions, requirements, key technologies and testbeds","author":"Wang","year":"2023","journal-title":"IEEE Commun. Surv. Tutor."},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b42","doi-asserted-by":"crossref","first-page":"117","DOI":"10.3390\/challe6010117","article-title":"On global electricity usage of communication technology: Trends to 2030","volume":"6","author":"Andrae","year":"2015","journal-title":"Challenges"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b43","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/MWC.2019.1900001","article-title":"Intelligent radio for next generation wireless communications: An overview","volume":"26","author":"Yu","year":"2019","journal-title":"IEEE Wirel. Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b44","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/OJCAS.2020.3042463","article-title":"Toward intelligent reconfigurable wireless physical layer (PHY)","volume":"2","author":"Singh","year":"2021","journal-title":"IEEE Open J. Circ. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b45","doi-asserted-by":"crossref","first-page":"152960","DOI":"10.1109\/ACCESS.2021.3127039","article-title":"LDPC hardware acceleration in 5G open radio access network platforms","volume":"9","author":"Papatheofanous","year":"2021","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2024.103243_b46","series-title":"Proc. of the 26th IEEE International Conference on Electronics, Circuits and Systems","first-page":"703","article-title":"Digital signal processing accelerator for RISC-V","author":"Calicchia","year":"2019"},{"key":"10.1016\/j.sysarc.2024.103243_b47","series-title":"Design of Low-Power Coarse-Grained Reconfigurable Architectures","author":"Kim","year":"2010"},{"key":"10.1016\/j.sysarc.2024.103243_b48","series-title":"Book Chapter in Springer Handbook of Computer Architecture","article-title":"Coarse grained reconfigurable array CGRA","author":"Li","year":"2022"},{"issue":"17","key":"10.1016\/j.sysarc.2024.103243_b49","doi-asserted-by":"crossref","DOI":"10.1002\/cpe.6939","article-title":"Heterogeneous reconfigurable architectures for machine learning dataflows","volume":"35","author":"Oliveira","year":"2023","journal-title":"Concurr. Comput.: Pract. Exper."},{"key":"10.1016\/j.sysarc.2024.103243_b50","doi-asserted-by":"crossref","DOI":"10.1109\/LCA.2023.3268126","article-title":"Canal: A flexible interconnect generator for coarse-grained reconfigurable arrays","author":"Melchert","year":"2023","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.sysarc.2024.103243_b51","doi-asserted-by":"crossref","unstructured":"Y. Zhang, A. Rucker, M. Vilim, R. Prabhakar, W. Hwang, K. Olukotun, Scalable Interconnects for Reconfigurable Spatial Architectures, in: Proc. of 46th International Symposium on Computer Architecture, 2019, pp. 615\u2013628.","DOI":"10.1145\/3307650.3322249"},{"key":"10.1016\/j.sysarc.2024.103243_b52","doi-asserted-by":"crossref","unstructured":"D. Wijerathne, Z. Li, T.K. Bandara, T. Mitra, PANORAMA: Divide-and-Conquer Approach for Mapping Complex Loop Kernels on CGRA, in: Proc. of 59th ACM\/IEEE Design Automation Conference, 2022, pp. 127\u2013132.","DOI":"10.1145\/3489517.3530429"},{"key":"10.1016\/j.sysarc.2024.103243_b53","series-title":"Proc. of IEEE 40th International Conference on Computer Design","first-page":"42","article-title":"Reexamining CGRA memory sub-system for higher memory utilization and performance","author":"Dai","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b54","series-title":"Proc. of Design, Automation & Test in Europe Conference & Exhibition","first-page":"514","article-title":"Power gating design for standard-cell-like structured ASICs","author":"Chen","year":"2010"},{"key":"10.1016\/j.sysarc.2024.103243_b55","doi-asserted-by":"crossref","unstructured":"Y. Luo, J. Yu, J. Yang, L. Bhuyan, Low Power Network Processor Design Using Clock Gating, in: Proc. of the 42nd Annual Design Automation Conference, 2005, pp. 712\u2013715.","DOI":"10.1109\/DAC.2005.193904"},{"key":"10.1016\/j.sysarc.2024.103243_b56","unstructured":"E. Le Sueur, G. Heiser, Dynamic Voltage and Frequency Scaling: The Laws of Diminishing Returns, in: Proc. of the International Conference on Power Aware Computing and Systems, 2010, pp. 1\u20138."},{"key":"10.1016\/j.sysarc.2024.103243_b57","doi-asserted-by":"crossref","unstructured":"H. Kaul, M. Anders, S. Hsu, A. Agarwal, R. Krishnamurthy, S. Borkar, Near-Threshold Voltage (NTV) Design: Opportunities and Challenges, in: Proc. of the 49th Annual Design Automation Conference, 2012, pp. 1153\u20131158.","DOI":"10.1145\/2228360.2228572"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b58","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1145\/3140659.3080256","article-title":"Plasticine: A reconfigurable architecture for parallel paterns","volume":"45","author":"Prabhakar","year":"2017","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"10.1016\/j.sysarc.2024.103243_b59","first-page":"1","article-title":"A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing","author":"Nicol","year":"2017","journal-title":"Wave Comput. White Pap."},{"key":"10.1016\/j.sysarc.2024.103243_b60","series-title":"Proc. of IEEE Symposium on VLSI Circuits","first-page":"41","article-title":"New generation dynamically reconfigurable processor technology for accelerating embedded AI applications","author":"Fujii","year":"2018"},{"key":"10.1016\/j.sysarc.2024.103243_b61","doi-asserted-by":"crossref","unstructured":"S. Kim, Y.-H. Park, J. Kim, M. Kim, W. Lee, S. Lee, Flexible Video Processing Platform for 8K UHD TV, in: Proc. of Hot Chips Symposium, 2015, p. 1.","DOI":"10.1109\/HOTCHIPS.2015.7477475"},{"key":"10.1016\/j.sysarc.2024.103243_b62","series-title":"Processors, methods, and systems for debugging a configurable spatial accelerator","author":"Fleming","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b63","series-title":"Proc. of International Parallel and Distributed Processing Symposium","article-title":"Mapping of DSP algorithms on the MONTIUM architecture","author":"Heysters","year":"2003"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b64","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TSM.2010.2096437","article-title":"Fifty years of Moore\u2019s law","volume":"24","author":"Mack","year":"2011","journal-title":"IEEE Trans. Semicond. Manuf."},{"key":"10.1016\/j.sysarc.2024.103243_b65","series-title":"Digital Logic Design Using Verilog","author":"Taraate","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b66","series-title":"Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing","author":"Zhang","year":"2016"},{"key":"10.1016\/j.sysarc.2024.103243_b67","series-title":"Computer Architecture: A Minimalist Perspective","author":"Gilreath","year":"2003"},{"key":"10.1016\/j.sysarc.2024.103243_b68","series-title":"Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools","author":"Fisher","year":"2005"},{"key":"10.1016\/j.sysarc.2024.103243_b69","series-title":"Digital System Design-Use of Microcontroller","author":"Dawoud","year":"2010"},{"key":"10.1016\/j.sysarc.2024.103243_b70","series-title":"Digital Signal Processors: Architectures, Implementations, and Applications (With Cd)","author":"Kuo","year":"2005"},{"key":"10.1016\/j.sysarc.2024.103243_b71","series-title":"General-Purpose Graphics Processor Architectures","author":"Tor","year":"2018"},{"key":"10.1016\/j.sysarc.2024.103243_b72","doi-asserted-by":"crossref","unstructured":"S. Rajbhandari, O. Ruwase, J. Rasley, S. Smith, Y. He, Zero-Infinity: Breaking the GPU Memory Wall for Extreme Scale Deep Learning, in: Proc. of International Conference for High Performance Computing, Networking, Storage and Analysis, 2021, pp. 1\u201314.","DOI":"10.1145\/3458817.3476205"},{"key":"10.1016\/j.sysarc.2024.103243_b73","doi-asserted-by":"crossref","unstructured":"Q. Hu, P. Sun, S. Yan, Y. Wen, T. Zhang, Characterization and Prediction of Deep Learning Workloads in Large-Scale GPU Datacenters, in: Proc. of International Conference for High Performance Computing, Networking, Storage and Analysis, 2021, pp. 1\u201315.","DOI":"10.1145\/3458817.3476223"},{"issue":"8","key":"10.1016\/j.sysarc.2024.103243_b74","doi-asserted-by":"crossref","first-page":"952","DOI":"10.3390\/electronics10080952","article-title":"GPU-based embedded intelligence architectures and applications","volume":"10","author":"Ang","year":"2021","journal-title":"Electronics"},{"key":"10.1016\/j.sysarc.2024.103243_b75","series-title":"Design of Energy-Efficient Application-Specific Instruction Set Processors","author":"Gl\u00f6kler","year":"2007"},{"key":"10.1016\/j.sysarc.2024.103243_b76","series-title":"Proc. of 23rd ACIS International Summer Virtual Conference on Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing","first-page":"62","article-title":"Reconfiguration cost for reconfigurable computing architectures","author":"Takano","year":"2022"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b77","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1080\/00150193.2019.1592524","article-title":"Research on dynamic reconfigurable based on FPGA","volume":"548","author":"Ji-Jie","year":"2019","journal-title":"Ferroelectrics"},{"key":"10.1016\/j.sysarc.2024.103243_b78","doi-asserted-by":"crossref","first-page":"3704","DOI":"10.1016\/j.matpr.2021.01.851","article-title":"Partial dynamic reconfiguration framework for FPGA: A survey with concepts, constraints, and trends","volume":"46","author":"Phani","year":"2021","journal-title":"Mater. Today Proc."},{"key":"10.1016\/j.sysarc.2024.103243_b79","series-title":"Fine-and Coarse-Grain Reconfigurable Computing","author":"Vassiliadis","year":"2007"},{"key":"10.1016\/j.sysarc.2024.103243_b80","series-title":"Handbook of Flexible and Stretchable Electronics","first-page":"399","article-title":"Reconfigurable electronics","author":"Rojas","year":"2019"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b81","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MCAS.2021.3071607","article-title":"FPGA architecture: Principles and progression","volume":"21","author":"Boutros","year":"2021","journal-title":"IEEE Circuits Syst. Mag."},{"key":"10.1016\/j.sysarc.2024.103243_b82","series-title":"SdrLift: A domain-specific intermediate hardware synthesis framework for prototyping software-defined radios","author":"Tsoeunyane","year":"2020"},{"key":"10.1016\/j.sysarc.2024.103243_b83","series-title":"Proc. of the 8th International Conference on Electrical and Electronics Engineering","first-page":"238","article-title":"Impact of CUDA and opencl on parallel and distributed computing","author":"Asaduzzaman","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b84","doi-asserted-by":"crossref","first-page":"174692","DOI":"10.1109\/ACCESS.2020.3024098","article-title":"Towards automatic high-level code deployment on reconfigurable platforms: A survey of high-level synthesis tools and toolchains","volume":"8","author":"Numan","year":"2020","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2024.103243_b85","unstructured":"D. Wijerathne, Z. Li, M. Karunaratne, L.-S. Peh, T. Mitra, Morpher: An Open-Source Integrated Compilation and Simulation Framework for CGRA, in: Proc. of the Fifth Workshop on Open-Source EDA Technology, WOSET, 2022."},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b86","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3524861","article-title":"How flexible is your computing system?","volume":"21","author":"Huang","year":"2022","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"24","key":"10.1016\/j.sysarc.2024.103243_b87","doi-asserted-by":"crossref","first-page":"3118","DOI":"10.3390\/electronics10243118","article-title":"Hardware architectures for real-time medical imaging","volume":"10","author":"Alca\u00edn","year":"2021","journal-title":"Electronics"},{"key":"10.1016\/j.sysarc.2024.103243_b88","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1007\/s40031-020-00508-y","article-title":"Reconfigurable FPGA architectures: A survey and applications","volume":"102","author":"Babu","year":"2021","journal-title":"J. Inst. Eng. India Ser. B"},{"key":"10.1016\/j.sysarc.2024.103243_b89","series-title":"Proc. of the 10th International Symposium, Reconfigurable Computing: Architectures, Tools, and Applications","first-page":"298","article-title":"GPU vs FPGA: A comparative analysis for non-standard precision","author":"Minhas","year":"2014"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b90","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/JSSC.2022.3212685","article-title":"A 16-nm 784-core digital signal processor array, assembled as a 2 \u00d7 2 dielet with 10-\u03bcm pitch interdielet I\/O for runtime multiprogram reconfiguration","volume":"58","author":"Nagi","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.sysarc.2024.103243_b91","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MC.2013.418","article-title":"Computer architecture and Amdahl\u2019s law","volume":"46","author":"Amdahl","year":"2013","journal-title":"Computer"},{"key":"10.1016\/j.sysarc.2024.103243_b92","series-title":"PACT XPP technologies","year":"2024"},{"key":"10.1016\/j.sysarc.2024.103243_b93","series-title":"Xilinx","year":"2024"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b94","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/TETC.2017.2651054","article-title":"Hardware-software codesign of wireless transceivers on ZYNQ heterogeneous systems","volume":"6","author":"Drozdenko","year":"2017","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"5","key":"10.1016\/j.sysarc.2024.103243_b95","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/MCOM.2017.1600788","article-title":"Energy efficiency challenges of 5G small cell networks","volume":"55","author":"Ge","year":"2017","journal-title":"IEEE Commun. Mag."},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b96","doi-asserted-by":"crossref","first-page":"100","DOI":"10.3390\/fi11040100","article-title":"Edge computing: A survey on the hardware requirements in the Internet of Things world","volume":"11","author":"Capra","year":"2019","journal-title":"Future Internet"},{"key":"10.1016\/j.sysarc.2024.103243_b97","series-title":"IEEE Std 802.11-2020 (Revision of IEEE Std 802.11-2016)","first-page":"1","article-title":"IEEE standard for information technology\u2013telecommunications and information exchange between systems - local and metropolitan area networks\u2013specific requirements - Part 11: Wireless LAN medium access control (MAC) and physical layer (PHY) specifications","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b98","series-title":"Physical channels and modulation, 3GPP TS 38.211, V17.1.0","year":"2022"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b99","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/MCOM.001.1900329","article-title":"A tri-band full-duplex cognitive radio transceiver for tactical communications","volume":"58","author":"Mourougayane","year":"2020","journal-title":"IEEE Commun. Mag."},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b100","doi-asserted-by":"crossref","first-page":"2567","DOI":"10.1007\/s11276-019-01998-5","article-title":"NCCC: NC-OFDM-based control channel establishment in cognitive radio networks using subcarrier pulses","volume":"26","author":"Liu","year":"2020","journal-title":"Wirel. Netw."},{"issue":"5","key":"10.1016\/j.sysarc.2024.103243_b101","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1109\/MNET.011.2000765","article-title":"NOMA-based cognitive spectrum access for 5G-enabled internet of things","volume":"35","author":"Liu","year":"2021","journal-title":"IEEE Netw."},{"key":"10.1016\/j.sysarc.2024.103243_b102","doi-asserted-by":"crossref","DOI":"10.1016\/j.phycom.2019.04.009","article-title":"Joint PAPR reduction and sidelobe suppression in NC-OFDM based cognitive radio using wavelet packet and SC techniques","volume":"35","author":"Zaki","year":"2019","journal-title":"Phys. Commun."},{"issue":"10","key":"10.1016\/j.sysarc.2024.103243_b103","doi-asserted-by":"crossref","first-page":"3800","DOI":"10.3390\/s22103800","article-title":"NC-OFDM satellite communication based on compressed spectrum sensing","volume":"22","author":"Wang","year":"2022","journal-title":"Sensors"},{"key":"10.1016\/j.sysarc.2024.103243_b104","series-title":"Proc. of the IEEE 20th International Conference on Communication Technology","first-page":"638","article-title":"Satellite communication based on non-continuous orthogonal frequency division multiplexing","author":"Yong","year":"2020"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b105","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MNET.011.2100021","article-title":"Spectrum sharing for 6G integrated satellite-terrestrial communication networks based on NOMA and CR","volume":"35","author":"Liu","year":"2021","journal-title":"IEEE Netw."},{"key":"10.1016\/j.sysarc.2024.103243_b106","series-title":"Proc. of the IEEE\/CIC International Conference on Communications in China","first-page":"117","article-title":"Robust ISAC signal processing on unlicensed spectrum bands","author":"Wei","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b107","article-title":"Integrated sensing and communication signal processing based on compressed sensing over unlicensed spectrum bands","author":"Liu","year":"2024","journal-title":"IEEE Trans. Cogn. Commun. Netw."},{"key":"10.1016\/j.sysarc.2024.103243_b108","series-title":"Proc. of IEEE International Symposium on Dynamic Spectrum Access Networks","first-page":"552","article-title":"Blind synchronization for NC-OFDM\u2014When \u201cchannels\u201d are conventions, not mandates","author":"Saha","year":"2011"},{"issue":"11","key":"10.1016\/j.sysarc.2024.103243_b109","doi-asserted-by":"crossref","first-page":"1900","DOI":"10.1109\/49.806820","article-title":"A time and frequency synchronization scheme for multiuser OFDM","volume":"17","author":"Van de Beek","year":"1999","journal-title":"IEEE J. Sel. Areas Commun."},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b110","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/LSP.2014.2359872","article-title":"Synchronization sequence generated by modified park algorithm for NC-OFDM transmission","volume":"22","author":"Zhang","year":"2014","journal-title":"IEEE Signal Process. Lett."},{"key":"10.1016\/j.sysarc.2024.103243_b111","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1016\/j.sysarc.2016.11.006","article-title":"FPGA implementation issues of a flexible synchronizer suitable for NC-OFDM-based cognitive radios","volume":"76","author":"Shamani","year":"2017","journal-title":"J. Syst. Archit."},{"issue":"8","key":"10.1016\/j.sysarc.2024.103243_b112","first-page":"5734","article-title":"Robust time synchronization for NC-OFDM cognitive radio systems","volume":"34","author":"Suyoto","year":"2022","journal-title":"J. King Saud Univ.-Comput. Inf. Sci."},{"key":"10.1016\/j.sysarc.2024.103243_b113","series-title":"Proc. of Cross Strait Radio Science & Wireless Technology Conference","first-page":"1","article-title":"A robust anti-interference synchronization for NC-OFDM systems","author":"Li","year":"2022"},{"issue":"5","key":"10.1016\/j.sysarc.2024.103243_b114","doi-asserted-by":"crossref","first-page":"2143","DOI":"10.1109\/TCOMM.2016.2540640","article-title":"In-band-interference robust synchronization algorithm for an NC-OFDM system","volume":"64","author":"Kryszkiewicz","year":"2016","journal-title":"IEEE Trans. Commun."},{"issue":"12","key":"10.1016\/j.sysarc.2024.103243_b115","doi-asserted-by":"crossref","first-page":"1613","DOI":"10.1109\/26.650240","article-title":"Robust frequency and timing synchronization for OFDM","volume":"45","author":"Schmidl","year":"1997","journal-title":"IEEE Trans. Commun."},{"issue":"9","key":"10.1016\/j.sysarc.2024.103243_b116","doi-asserted-by":"crossref","first-page":"3644","DOI":"10.1109\/TCOMM.2016.2596780","article-title":"Low complex, narrowband-interference robust synchronization for NC-OFDM cognitive radio","volume":"64","author":"Kryszkiewicz","year":"2016","journal-title":"IEEE Trans. Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b117","series-title":"Proc. of 8th International Conference on Wireless Communications, Networking and Mobile Computing","first-page":"1","article-title":"The interference constrained pilot design for NC-OFDM systems in cognitive radios","author":"Zhu","year":"2012"},{"key":"10.1016\/j.sysarc.2024.103243_b118","series-title":"Proc. of IEEE 82nd Vehicular Technology Conference","first-page":"1","article-title":"A spectrum adaptive NC-CI\/OFDM system","author":"Zhao","year":"2015"},{"key":"10.1016\/j.sysarc.2024.103243_b119","series-title":"Proc. of International Conference on Design and Technology of Integrated Systems in Nanoscale Era","first-page":"1","article-title":"Dynamically reconfigurable FFT processor for flexible OFDM baseband processing","author":"Ferreira","year":"2016"},{"issue":"11","key":"10.1016\/j.sysarc.2024.103243_b120","doi-asserted-by":"crossref","first-page":"1345","DOI":"10.1007\/s11265-021-01655-1","article-title":"A survey on pipelined FFT hardware architectures","volume":"94","author":"Garrido","year":"2022","journal-title":"J. Signal Process. Syst."},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b121","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/COMST.2020.2967127","article-title":"Design of polar codes in 5G new radio","volume":"23","author":"Bioglio","year":"2020","journal-title":"IEEE Commun. Surv. Tutor."},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b122","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MCOM.2018.1700839","article-title":"Design of low-density parity check codes for 5G new radio","volume":"56","author":"Richardson","year":"2018","journal-title":"IEEE Commun. Mag."},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b123","doi-asserted-by":"crossref","first-page":"3109","DOI":"10.1109\/COMST.2019.2935810","article-title":"Massive MIMO detection techniques: A survey","volume":"21","author":"Albreem","year":"2019","journal-title":"IEEE Commun. Surv. Tutor."},{"key":"10.1016\/j.sysarc.2024.103243_b124","series-title":"Proc. of IEEE International Symposium on Circuits and Systems","first-page":"1695","article-title":"An implementation of a low complexity integer carrier frequency offset estimator for OFDM","author":"Urdaneta","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b125","series-title":"Advanced Multicarrier Technologies for Future Radio Communication: 5G and Beyond","author":"Bogucka","year":"2017"},{"key":"10.1016\/j.sysarc.2024.103243_b126","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1007\/978-981-15-8391-9_39","article-title":"An improved carrier frequency offset estimation under narrowband interference in OFDM cognitive radio","author":"Patel","year":"2021","journal-title":"Adv. Signal Data Process."},{"key":"10.1016\/j.sysarc.2024.103243_b127","doi-asserted-by":"crossref","first-page":"51121","DOI":"10.1109\/ACCESS.2019.2908017","article-title":"An anti-interference synchronization for OFDM systems based on scrambling sequence","volume":"7","author":"Yang","year":"2019","journal-title":"IEEE Access"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b128","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1007\/s11277-009-9891-0","article-title":"An efficient maximum likelihood carrier frequency offset estimator for OFDM using null subcarriers and cyclic prefix","volume":"58","author":"Sameer","year":"2011","journal-title":"Wirel. Pers. Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b129","series-title":"Proc. of IEEE Nordic Circuits and Systems Conference","first-page":"1","article-title":"Intelligent cognitive radio architecture applying machine learning and reconfigurability","author":"Nurmi","year":"2021"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b130","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TAU.1971.1162205","article-title":"FFT pruning","volume":"19","author":"Markel","year":"1971","journal-title":"IEEE Trans. Audio Electroacoust."},{"issue":"12","key":"10.1016\/j.sysarc.2024.103243_b131","doi-asserted-by":"crossref","first-page":"1397","DOI":"10.3390\/electronics8121397","article-title":"Area-efficient pipelined FFT processor for zero-padded signals","volume":"8","author":"Jung","year":"2019","journal-title":"Electronics"},{"key":"10.1016\/j.sysarc.2024.103243_b132","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2010.84","article-title":"Energy efficient FFT for cognitive radio systems on a homogeneous MPSoC","author":"Airoldi","year":"2010","journal-title":"IEEE Micro"},{"key":"10.1016\/j.sysarc.2024.103243_b133","series-title":"Proc. of Second International Conference on Inventive Communication and Computational Technologies","first-page":"432","article-title":"An efficient pruning algorithm for IFFT\/FFT based on NC-OFDM in 5G","author":"Qin","year":"2018"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b134","doi-asserted-by":"crossref","first-page":"1891","DOI":"10.1109\/COMST.2014.2320074","article-title":"Channel estimation for OFDM","volume":"16","author":"Liu","year":"2014","journal-title":"IEEE Commun. Surv. Tutor."},{"issue":"10","key":"10.1016\/j.sysarc.2024.103243_b135","doi-asserted-by":"crossref","first-page":"11066","DOI":"10.1109\/TVT.2020.3007341","article-title":"Realistic channel estimation of IEEE 802.11 af systems in TV white space","volume":"69","author":"Ba\u015faran","year":"2020","journal-title":"IEEE Trans. Veh. Technol."},{"key":"10.1016\/j.sysarc.2024.103243_b136","series-title":"Proc. of International Conference on Computing Science, Communication and Security","first-page":"100","article-title":"Adaptive rider grey wolf optimization enabled pilot-design for channel estimation in cognitive radio","author":"Raghunatharao","year":"2022"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b137","doi-asserted-by":"crossref","first-page":"2801","DOI":"10.1007\/s11277-020-07504-x","article-title":"Optimal pilot-based channel estimation in cognitive radio","volume":"114","author":"Raghunatharao","year":"2020","journal-title":"Wirel. Pers. Commun."},{"issue":"6","key":"10.1016\/j.sysarc.2024.103243_b138","doi-asserted-by":"crossref","first-page":"2208","DOI":"10.1109\/25.901892","article-title":"Comparative study of turbo decoding techniques: An overview","volume":"49","author":"Woodard","year":"2000","journal-title":"IEEE Trans. Veh. Technol."},{"key":"10.1016\/j.sysarc.2024.103243_b139","doi-asserted-by":"crossref","DOI":"10.1155\/2022\/5782199","article-title":"Design and implementation of shared memory for turbo and LDPC code interleaver","volume":"2022","author":"Huo","year":"2022","journal-title":"Wirel. Commun. Mob. Comput."},{"key":"10.1016\/j.sysarc.2024.103243_b140","unstructured":"3GPP Standard TS 38.211, Physical Channels and Modulation, Tech. Spec. Group Radio Access Netw. (V16.1.0 (2020\u201303))."},{"key":"10.1016\/j.sysarc.2024.103243_b141","series-title":"Proc. of IEEE International Symposium on Circuits and Systems","first-page":"1448","article-title":"39.9 GOPs\/watt multi-mode CGRA accelerator for a multi-standard basestation","author":"Farahini","year":"2013"},{"key":"10.1016\/j.sysarc.2024.103243_b142","series-title":"Proc. of Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip","first-page":"1","article-title":"Design and evaluation of correlation accelerator in IEEE-802.11 a\/g receiver using a template-based coarse-grained reconfigurable array","author":"Nouri","year":"2015"},{"key":"10.1016\/j.sysarc.2024.103243_b143","series-title":"Proc. of 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems","first-page":"25","article-title":"DRRA-based reconfigurable architecture for mixed-radix FFT","author":"Kallapu","year":"2023"},{"key":"10.1016\/j.sysarc.2024.103243_b144","series-title":"Proc. of 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip","first-page":"1","article-title":"Energy and power estimation of coarse-grain reconfigurable array based fast Fourier transform accelerators","author":"Hussain","year":"2012"},{"key":"10.1016\/j.sysarc.2024.103243_b145","series-title":"Proc. of IEEE 5th International Conference on Electronics Technology","first-page":"308","article-title":"A scalable coarse-grained reconfigurable array based FFT hardware accelerator","author":"Xu","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b146","series-title":"Proc. of the Information Theory and Applications Workshop","first-page":"1","article-title":"On OTFS modulation for high-Doppler fading channels","author":"Murali","year":"2018"},{"key":"10.1016\/j.sysarc.2024.103243_b147","series-title":"Proc. of the IEEE Wireless Communications and Networking Conference","first-page":"1","article-title":"Orthogonal time sequence multiplexing modulation","author":"Thaj","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b148","first-page":"1","article-title":"Low complexity implementation of OTFS transmitter using fully parallel and pipelined hardware architecture","author":"Dora","year":"2023","journal-title":"J. Signal Process. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b149","series-title":"Proc. of IEEE International Conference on Ubiquitous Wireless Broadband","first-page":"1","article-title":"A novel LDPC decoder based on coarse-grained reconfigurable array","author":"Gong","year":"2016"},{"key":"10.1016\/j.sysarc.2024.103243_b150","series-title":"Proc. of IEEE 19th India Council International Conference","first-page":"1","article-title":"Realization of turbo decoder on coarse grained reconfigurable architectures","author":"Sekhar","year":"2022"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b151","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1016\/j.icte.2020.09.003","article-title":"Performance evaluation for low complexity cascaded sphere decoders using K best detection algorithm","volume":"7","author":"Mishra","year":"2021","journal-title":"ICT Express"},{"key":"10.1016\/j.sysarc.2024.103243_b152","series-title":"Fine-and Coarse-Grain Reconfigurable Computing","first-page":"89","article-title":"A survey of coarse-grain reconfigurable architectures and CAD tools","author":"Theodoridis","year":"2007"},{"key":"10.1016\/j.sysarc.2024.103243_b153","series-title":"Proc. of IEEE Hot Chips XVII Symposium","first-page":"1","article-title":"DAPDNA-2: A dynamically reconfigurable processor with 376 32-bit processing elements","author":"Sato","year":"2005"},{"key":"10.1016\/j.sysarc.2024.103243_b154","series-title":"Proc. of IEEE Asian Solid-State Circuits Conference","first-page":"67","article-title":"Flexible signal processing platform chip for software defined radio with 103 GOPS dynamic reconfigurable logic cores","author":"Fujisawa","year":"2006"},{"key":"10.1016\/j.sysarc.2024.103243_b155","series-title":"Proc. of the Second IEEE Ph. D. Research in Microelectronics and Electronics","first-page":"229","article-title":"A VHDL model and implementation of a coarse-grain reconfigurable coprocessor for a RISC core","author":"Cinelli","year":"2006"},{"key":"10.1016\/j.sysarc.2024.103243_b156","doi-asserted-by":"crossref","unstructured":"B. Bougard, B. De Sutter, S. Rabou, D. Novo, O. Allam, S. Dupont, L. Van der Perre, A Coarse-Grained Array Based Baseband Processor for 100Mbps+ Software Defined Radio, in: Proc. of Conference on Design, Automation and Test in Europe, 2008, pp. 716\u2013721.","DOI":"10.1109\/DATE.2008.4484763"},{"key":"10.1016\/j.sysarc.2024.103243_b157","series-title":"Proc. of International Conference on Field-Programmable Technology","first-page":"310","article-title":"Scalable radio processor architecture for modern wireless communications","author":"Park","year":"2014"},{"key":"10.1016\/j.sysarc.2024.103243_b158","series-title":"Proc. of International Conference on ReConFigurable Computing and FPGAs","first-page":"1","article-title":"Evaluation of CGRA architecture for real-time processing of biological signals on wearable devices","author":"Lopes","year":"2017"},{"key":"10.1016\/j.sysarc.2024.103243_b159","series-title":"Proc. of IEEE 28th International Conference on Application-Specific Systems, Architectures and Processors","first-page":"184","article-title":"CGRA-ME: A unified framework for CGRA modelling and exploration","author":"Chin","year":"2017"},{"key":"10.1016\/j.sysarc.2024.103243_b160","series-title":"Proc. of IEEE Workshop on Signal Processing Systems","first-page":"257","article-title":"SmartCell: A power-efficient reconfigurable architecture for data streaming applications","author":"Liang","year":"2008"},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b161","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1587\/transele.E93.C.407","article-title":"Mapping parallel FFT algorithm onto SmartCell coarse-grained reconfigurable architecture","volume":"93","author":"Liang","year":"2010","journal-title":"IEICE Trans. Electron."},{"issue":"6","key":"10.1016\/j.sysarc.2024.103243_b162","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TVLSI.2010.2044667","article-title":"EGRA: A coarse-grained reconfigurable architectural template","volume":"19","author":"Ansaloni","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"10.1016\/j.sysarc.2024.103243_b163","doi-asserted-by":"crossref","first-page":"1285","DOI":"10.1109\/TVLSI.2012.2207748","article-title":"Bilrc: An execution triggered coarse-grained reconfigurable architecture","volume":"21","author":"Atak","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b164","doi-asserted-by":"crossref","unstructured":"M. Karunaratne, A.K. Mohite, T. Mitra, L.-S. Peh, Hycube: A CGRA with Reconfigurable Single-Cycle Multi-Hop Interconnect, in: Proc. of 54th Annual Design Automation Conference, 2017, pp. 1\u20136.","DOI":"10.1145\/3061639.3062262"},{"issue":"11","key":"10.1016\/j.sysarc.2024.103243_b165","doi-asserted-by":"crossref","first-page":"3171","DOI":"10.1109\/TPDS.2017.2706691","article-title":"Evaluation of a heterogeneous multicore architecture by design and test of an OFDM receiver","volume":"28","author":"Nouri","year":"2017","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b166","series-title":"Proc. of International Conference on Field Programmable Logic and Applications","first-page":"708","article-title":"CREMA: A coarse-grain reconfigurable array with mapping adaptiveness","author":"Garzia","year":"2009"},{"key":"10.1016\/j.sysarc.2024.103243_b167","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1007\/s11265-011-0642-6","article-title":"Designing fast Fourier transform accelerators for orthogonal frequency-division multiplexing systems","volume":"69","author":"Hussain","year":"2012","journal-title":"J. Signal Process. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b168","series-title":"Proc. of 6th International Conference on Computer Science and Network Technology","first-page":"493","article-title":"An efficient implementation of FFT based on CGRA","author":"Jinhe","year":"2017"},{"issue":"7","key":"10.1016\/j.sysarc.2024.103243_b169","doi-asserted-by":"crossref","first-page":"1858","DOI":"10.1587\/transinf.E95.D.1858","article-title":"Reconfiguration process optimization of dynamically coarse grain reconfigurable architecture for multimedia applications","volume":"95","author":"Liu","year":"2012","journal-title":"IEICE Trans. Inf. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b170","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1007\/s11265-017-1326-7","article-title":"Configurable FFT processor using dynamically reconfigurable resource arrays","volume":"91","author":"Shami","year":"2019","journal-title":"J. Signal Process. Syst."},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b171","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1007\/s12204-021-2319-z","article-title":"Dynamical self-reconfigurable mechanism for data-driven cell array","volume":"26","author":"Shan","year":"2021","journal-title":"J. Shanghai Jiaotong Univ. (Science)"},{"issue":"10","key":"10.1016\/j.sysarc.2024.103243_b172","doi-asserted-by":"crossref","first-page":"2558","DOI":"10.1109\/TCAD.2019.2937738","article-title":"X-CGRA: An energy-efficient approximate coarse-grained reconfigurable architecture","volume":"39","author":"Akbari","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"10.1016\/j.sysarc.2024.103243_b173","doi-asserted-by":"crossref","first-page":"669","DOI":"10.3390\/electronics10060669","article-title":"Coarse-grained reconfigurable computing with the versat architecture","volume":"10","author":"Lopes","year":"2021","journal-title":"Electronics"},{"key":"10.1016\/j.sysarc.2024.103243_b174","series-title":"Proc. of the International Symposium on System on Chip","first-page":"1","article-title":"Effects of scaling a coarse-grain reconfigurable array on power and energy consumption","author":"Hussain","year":"2012"},{"key":"10.1016\/j.sysarc.2024.103243_b175","series-title":"Proc. of the 15th IEEE International New Circuits and Systems Conference","first-page":"269","article-title":"A data driven CGRA overlay architecture with embedded processors","author":"Khanzadi","year":"2017"},{"issue":"12","key":"10.1016\/j.sysarc.2024.103243_b176","doi-asserted-by":"crossref","first-page":"7533","DOI":"10.1109\/TCOMM.2020.3024199","article-title":"Thompson sampling-based antenna selection with partial CSI for TDD massive MIMO systems","volume":"68","author":"Kuai","year":"2020","journal-title":"IEEE Trans. Commun."},{"issue":"10","key":"10.1016\/j.sysarc.2024.103243_b177","doi-asserted-by":"crossref","first-page":"2173","DOI":"10.1109\/TVLSI.2014.2361206","article-title":"Flexible, efficient multimode MIMO detection by using reconfigurable ASIP","volume":"23","author":"Chen","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b178","series-title":"Proc. of the IEEE Global Telecommunications Conference","first-page":"3979","article-title":"Markov chain Monte Carlo MIMO detection methods for high signal-to-noise ratio regimes","author":"Mao","year":"2007"},{"key":"10.1016\/j.sysarc.2024.103243_b179","series-title":"Proc. of IEEE International Symposium on High-Performance Computer Architecture","first-page":"703","article-title":"A hybrid systolic-dataflow architecture for inductive matrix algorithms","author":"Weng","year":"2020"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b180","first-page":"90","article-title":"Review of matrix decomposition techniques for signal processing applications","volume":"4","author":"Agarwal","year":"2014","journal-title":"Int. J. Eng. Res. Appl."},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b181","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1109\/JSSC.2019.2952839","article-title":"A 2.92-Gb\/s\/W and 0.43-Gb\/s\/MG flexible and scalable CGRA-based baseband processor for massive MIMO detection","volume":"55","author":"Peng","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.sysarc.2024.103243_b182","series-title":"Massive MIMO Detection Algorithm and VLSI Architecture","first-page":"165","author":"Liu","year":"2019"},{"key":"10.1016\/j.sysarc.2024.103243_b183","series-title":"Proc. of IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip","first-page":"1","article-title":"Sphere decoder for massive MIMO systems","author":"Vordonis","year":"2019"},{"issue":"12","key":"10.1016\/j.sysarc.2024.103243_b184","doi-asserted-by":"crossref","first-page":"4872","DOI":"10.1109\/TCSI.2022.3197186","article-title":"An energy-efficient domain-specific reconfigurable array processor with heterogeneous PEs for wearable brain\u2013computer interface socs","volume":"69","author":"Byun","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.sysarc.2024.103243_b185","article-title":"A DSP-Purposed REconfigurable Acceleration Machine (DREAM) for high energy efficiency MIMO signal processing","author":"Fu","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.sysarc.2024.103243_b186","first-page":"281","article-title":"Guidelines and criteria for selecting the optimal low-power wide-area network technology","author":"Piovano","year":"2020","journal-title":"LPWAN Technol. IoT M2M Appl."},{"key":"10.1016\/j.sysarc.2024.103243_b187","series-title":"Proc. of IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines","first-page":"109","article-title":"Syscore: A coarse-grained reconfigurable array architecture for low energy biosignal processing","author":"Patel","year":"2011"},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b188","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2629610","article-title":"ULP-SRP: Ultra low-power samsung reconfigurable processor for biomedical applications","volume":"7","author":"Kim","year":"2014","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"10.1016\/j.sysarc.2024.103243_b189","series-title":"Proc. of IEEE International Symposium on Circuits and Systems","first-page":"1","article-title":"A heterogeneous cluster with reconfigurable accelerator for energy efficient near-sensor data analytics","author":"Das","year":"2018"},{"key":"10.1016\/j.sysarc.2024.103243_b190","series-title":"Proc. of Design, Automation & Test in Europe Conference & Exhibition","first-page":"1067","article-title":"TRANSPIRE: An energy-efficient TRANSPrecision floating-point programmable ArchItectuRE","author":"Prasad","year":"2020"},{"key":"10.1016\/j.sysarc.2024.103243_b191","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/LSSC.2020.3012019","article-title":"A 28-nm coarse grain 2D-reconfigurable array with data forwarding","volume":"3","author":"Smets","year":"2020","journal-title":"IEEE Solid-State Circ. Lett."},{"key":"10.1016\/j.sysarc.2024.103243_b192","series-title":"Proc. of ACM\/IEEE 48th Annual International Symposium on Computer Architecture","first-page":"1027","article-title":"Snafu: An ultra-low-power, energy-minimal CGRA-generation framework and architecture","author":"Gobieski","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b193","series-title":"Proc. of the 55th IEEE\/ACM International Symposium on Microarchitecture","first-page":"546","article-title":"Riptide: A programmable, energy-minimal dataflow compiler and architecture","author":"Gobieski","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b194","series-title":"Software Defined Chips: Volume I","first-page":"197","article-title":"Compilation system","author":"Wei","year":"2022"},{"issue":"5s","key":"10.1016\/j.sysarc.2024.103243_b195","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3476991","article-title":"Domain-specific hybrid mapping for energy-efficient baseband processing in wireless networks","volume":"20","author":"Khasanov","year":"2021","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b196","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3550071","article-title":"An efficient and flexible stochastic CGRA mapping approach","volume":"22","author":"Das","year":"2022","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b197","doi-asserted-by":"crossref","unstructured":"X. Man, J. Zhu, G. Song, S. Yin, S. Wei, L. Liu, CaSMap: Agile Mapper for Reconfigurable Spatial Architectures by Automatically Clustering Intermediate Representations and Scattering Mapping Process, in: Proc. of 49th Annual International Symposium on Computer Architecture, 2022, pp. 259\u2013273.","DOI":"10.1145\/3470496.3527426"},{"key":"10.1016\/j.sysarc.2024.103243_b198","doi-asserted-by":"crossref","unstructured":"X. Kong, Y. Huang, J. Zhu, X. Man, Y. Liu, C. Feng, P. Gou, M. Tang, S. Wei, L. Liu, MapZero: Mapping for Coarse-grained Reconfigurable Architectures with Reinforcement Learning and Monte-Carlo Tree Search, in: Proc. of 50th Annual International Symposium on Computer Architecture, 2023, pp. 1\u201314.","DOI":"10.1145\/3579371.3589081"},{"key":"10.1016\/j.sysarc.2024.103243_b199","series-title":"Proc. of ACM\/IEEE 48th Annual International Symposium on Computer Architecture","first-page":"1041","article-title":"Sara: Scaling a reconfigurable dataflow accelerator","author":"Zhang","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b200","series-title":"Proc. of ACM\/IEEE 47th Annual International Symposium on Computer Architecture","first-page":"268","article-title":"Dsagen: Synthesizing programmable spatial accelerators","author":"Weng","year":"2020"},{"key":"10.1016\/j.sysarc.2024.103243_b201","doi-asserted-by":"crossref","unstructured":"J. Melchert, K. Feng, C. Donovick, R. Daly, R. Sharma, C. Barrett, M.A. Horowitz, P. Hanrahan, P. Raina, APEX: A Framework for Automated Processing Element Design Space Exploration Using Frequent Subgraph Analysis, in: Proc. of ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Vol. 3, 2023, pp. 33\u201345.","DOI":"10.1145\/3582016.3582070"},{"key":"10.1016\/j.sysarc.2024.103243_b202","doi-asserted-by":"crossref","unstructured":"T.K. Bandara, D. Wijerathne, T. Mitra, L.-S. Peh, REVAMP: A Systematic Framework for Heterogeneous CGRA Realization, in: Proc. of 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2022, pp. 918\u2013932.","DOI":"10.1145\/3503222.3507772"},{"key":"10.1016\/j.sysarc.2024.103243_b203","series-title":"Proc. of 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","first-page":"59","article-title":"Exploration of compute vs. Interconnect tradeoffs in CGRAs for HPC","author":"Anderson","year":"2023"},{"key":"10.1016\/j.sysarc.2024.103243_b204","series-title":"Proc. of IEEE International Parallel and Distributed Processing Symposium Workshops","first-page":"452","article-title":"Less for more: Reducing intra-CGRA connectivity for higher performance and efficiency in HPC","author":"Adhi","year":"2023"},{"key":"10.1016\/j.sysarc.2024.103243_b205","series-title":"Proc. of IEEE International Conference on Cluster Computing","first-page":"347","article-title":"The cost of flexibility: Embedded versus discrete routers in CGRAs for HPC","author":"Adhi","year":"2022"},{"issue":"4","key":"10.1016\/j.sysarc.2024.103243_b206","doi-asserted-by":"crossref","first-page":"30","DOI":"10.3390\/jlpea10040030","article-title":"A survey of resource management for processing-in-memory and near-memory processing architectures","volume":"10","author":"Khan","year":"2020","journal-title":"J. Low Power Electron. Appl."},{"key":"10.1016\/j.sysarc.2024.103243_b207","series-title":"Proc. of Design, Automation & Test in Europe Conference & Exhibition","first-page":"1388","article-title":"Aurora: Automated refinement of coarse-grained reconfigurable accelerators","author":"Tan","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b208","series-title":"Proc. of IEEE International Parallel and Distributed Processing Symposium Workshops","first-page":"468","article-title":"Statically scheduled vs. Elastic CGRA architectures: Impact on mapping feasibility","author":"Ragheb","year":"2023"},{"key":"10.1016\/j.sysarc.2024.103243_b209","series-title":"Proc. of IEEE International Parallel and Distributed Processing Symposium Workshops","first-page":"655","article-title":"Elastic multi-context CGRAs","author":"Ragheb","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b210","series-title":"Proc. of IEEE 38th International Conference on Computer Design","first-page":"381","article-title":"OpenCGRA: An open-source unified framework for modeling, testing, and evaluating CGRAs","author":"Tan","year":"2020"},{"issue":"5","key":"10.1016\/j.sysarc.2024.103243_b211","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3400032","article-title":"SPECTRUM: A software-defined predictable many-core architecture for LTE\/5G baseband processing","volume":"19","author":"Venkataramani","year":"2020","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"10.1016\/j.sysarc.2024.103243_b212","series-title":"2022 IEEE 15th International Symposium on Embedded Multicore\/Many-Core Systems-on-Chip","first-page":"381","article-title":"Parameterizable mobile workloads for adaptable base station optimizations","author":"Robledo","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b213","series-title":"Proc. of IEEE International Symposium on Performance Analysis of Systems & Software","first-page":"25","article-title":"An LTE uplink receiver PHY benchmark and subframe-based power management","author":"Sj\u00e4lander","year":"2012"},{"key":"10.1016\/j.sysarc.2024.103243_b214","series-title":"Proc. of IEEE International Symposium on Workload Characterization","first-page":"123","article-title":"Wibench: An open source kernel suite for benchmarking wireless systems","author":"Zheng","year":"2013"},{"issue":"7","key":"10.1016\/j.sysarc.2024.103243_b215","doi-asserted-by":"crossref","first-page":"978","DOI":"10.3390\/electronics11070978","article-title":"A partial-reconfiguration-enabled Hw\/Sw co-design benchmark for LTE applications","volume":"11","author":"Hosseinghorban","year":"2022","journal-title":"Electronics"},{"key":"10.1016\/j.sysarc.2024.103243_b216","doi-asserted-by":"crossref","unstructured":"C. Wang, S. Chandrasekaran, B. Chapman, An Efficient Data Layout Transformation Algorithm for Locality-Aware Parallel Sparse FFT, in: Proc. of 7th Workshop on Irregular Applications: Architectures and Algorithms, 2017, pp. 1\u20134.","DOI":"10.1145\/3149704.3149769"},{"key":"10.1016\/j.sysarc.2024.103243_b217","series-title":"Proc. of IEEE 33rd International Performance Computing and Communications Conference","first-page":"1","article-title":"A novel algorithm for sparse FFT pruning and its applications to OFDMA technology","author":"Abdulla","year":"2014"},{"key":"10.1016\/j.sysarc.2024.103243_b218","doi-asserted-by":"crossref","unstructured":"Q.M. Nguyen, D. Sanchez, Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures, in: Proc. of 54th Annual IEEE\/ACM International Symposium on Microarchitecture, 2021, pp. 1064\u20131077.","DOI":"10.1145\/3466752.3480048"},{"key":"10.1016\/j.sysarc.2024.103243_b219","series-title":"Proc. of Design, Automation & Test in Europe Conference & Exhibition","first-page":"632","article-title":"Towards approximate computing for achieving energy vs. Accuracy trade-offs","author":"Ometov","year":"2022"},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b220","first-page":"984","article-title":"An efficient stochastic convolution architecture based on fast FIR algorithm","volume":"69","author":"Wang","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"5","key":"10.1016\/j.sysarc.2024.103243_b221","doi-asserted-by":"crossref","first-page":"1138","DOI":"10.1109\/TSP.2018.2890066","article-title":"Stochastic bit-wise iterative decoding of polar codes","volume":"67","author":"Han","year":"2018","journal-title":"IEEE Trans. Signal Process."},{"key":"10.1016\/j.sysarc.2024.103243_b222","series-title":"Approximate Computing","first-page":"563","article-title":"Approximate computation for baseband processing","author":"Zhang","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b223","doi-asserted-by":"crossref","DOI":"10.1016\/j.phycom.2021.101444","article-title":"An approximate-computing empowered green 6G downlink","volume":"49","author":"Idrees","year":"2021","journal-title":"Phys. Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b224","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2024.103114","article-title":"Adaptive approximate computing in edge AI and IoT applications: A review","author":"Damsgaard","year":"2024","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2024.103243_b225","doi-asserted-by":"crossref","DOI":"10.1016\/j.comnet.2023.109872","article-title":"Approximate computing in B5G and 6G wireless systems: A survey and future outlook","author":"Damsgaard","year":"2023","journal-title":"Comput. Netw."},{"key":"10.1016\/j.sysarc.2024.103243_b226","series-title":"Proc. of IEEE 6th World Forum on Internet of Things","first-page":"1","article-title":"Adaptive approximate computing on hardware accelerators targeting internet-of-things","author":"Dickerson","year":"2020"},{"key":"10.1016\/j.sysarc.2024.103243_b227","series-title":"Proc. of IEEE International Symposium on Circuits and Systems","first-page":"1","article-title":"BioCare: An energy-efficient CGRA for bio-signal processing at the edge","author":"Ebrahimi","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b228","series-title":"Proc. of Design, Automation & Test in Europe Conference & Exhibition","first-page":"202","article-title":"Towards energy-efficient CGRAs via stochastic computing","author":"Wang","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b229","series-title":"Proc. of International Conference on High-Performance Computing & Simulation","first-page":"506","article-title":"Neurocgra: A CGRA with support for neural networks","author":"Jafri","year":"2014"},{"issue":"3","key":"10.1016\/j.sysarc.2024.103243_b230","first-page":"381","article-title":"HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing","volume":"65","author":"Liu","year":"2017","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"10.1016\/j.sysarc.2024.103243_b231","doi-asserted-by":"crossref","DOI":"10.1109\/TWC.2023.3241841","article-title":"Online meta-learning for hybrid model-based deep receivers","author":"Raviv","year":"2023","journal-title":"IEEE Trans. Wireless Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b232","series-title":"Proc. of 8th International Conference on Computer and Communication Systems","first-page":"588","article-title":"A deep learning based receiver for wireless communications systems with unknown channel models","author":"Li","year":"2023"},{"key":"10.1016\/j.sysarc.2024.103243_b233","doi-asserted-by":"crossref","DOI":"10.1145\/3595638","article-title":"Memristive-based mixed-signal CGRA for accelerating deep neural network inference","author":"Kazerooni-Zand","year":"2023","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b234","series-title":"Proc. of 57th Annual Conference on Information Sciences and Systems","first-page":"1","article-title":"Coarse-grained high-speed reconfigurable array-based approximate accelerator for deep learning applications","author":"Mercado","year":"2023"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b235","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/TCCN.2020.3018736","article-title":"DeepReceiver: A deep learning-based intelligent receiver for wireless communications in the physical layer","volume":"7","author":"Zheng","year":"2020","journal-title":"IEEE Trans. Cogn. Commun. Netw."},{"key":"10.1016\/j.sysarc.2024.103243_b236","doi-asserted-by":"crossref","first-page":"83818","DOI":"10.1109\/ACCESS.2021.3087136","article-title":"Intelligent radio signal processing: A survey","volume":"9","author":"Pham","year":"2021","journal-title":"IEEE Access"},{"issue":"1","key":"10.1016\/j.sysarc.2024.103243_b237","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MWC.001.1900277","article-title":"Pathway to intelligent radio","volume":"27","author":"Qin","year":"2020","journal-title":"IEEE Wirel. Commun."},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b238","doi-asserted-by":"crossref","first-page":"1104","DOI":"10.1109\/TR.2022.3148114","article-title":"A deep learning-based intelligent receiver for improving the reliability of the MIMO wireless communication system","volume":"71","author":"Wang","year":"2022","journal-title":"IEEE Trans. Reliab."},{"issue":"11","key":"10.1016\/j.sysarc.2024.103243_b239","doi-asserted-by":"crossref","first-page":"4188","DOI":"10.3390\/s22114188","article-title":"Deep learning for joint pilot design and channel estimation in MIMO-OFDM systems","volume":"22","author":"Kang","year":"2022","journal-title":"Sensors"},{"issue":"2","key":"10.1016\/j.sysarc.2024.103243_b240","doi-asserted-by":"crossref","first-page":"98","DOI":"10.3390\/info14020098","article-title":"Deep-learning-based carrier frequency offset estimation and its cross-evaluation in multiple-channel models","volume":"14","author":"Wang","year":"2023","journal-title":"Information"},{"key":"10.1016\/j.sysarc.2024.103243_b241","article-title":"Model-based deep learning receiver design for rate-splitting multiple access","author":"Loli","year":"2023","journal-title":"IEEE Trans. Wireless Commun."},{"key":"10.1016\/j.sysarc.2024.103243_b242","article-title":"Trends in AI inference energy consumption: Beyond the performance-vs-parameter laws of deep learning","volume":"38","author":"Desislavov","year":"2023","journal-title":"Sustain. Comput. Inform. Syst."},{"key":"10.1016\/j.sysarc.2024.103243_b243","doi-asserted-by":"crossref","DOI":"10.1109\/TC.2023.3257504","article-title":"Acceleration of control intensive applications on coarse-grained reconfigurable arrays for embedded systems","author":"Denkinger","year":"2023","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.sysarc.2024.103243_b244","series-title":"Proc. of IEEE 48th European Solid State Circuits Conference","first-page":"357","article-title":"A 283 pJ\/b 240 Mb\/s floating-point baseband accelerator for massive MU-MIMO in 22FDX","author":"Casta\u00f1eda","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b245","series-title":"Proc. of 55th IEEE\/ACM International Symposium on Microarchitecture","first-page":"546","article-title":"A programmable, energy-minimal dataflow compiler and architecture","author":"Gobieski","year":"2022"},{"key":"10.1016\/j.sysarc.2024.103243_b246","series-title":"Proc. of 24th Euromicro Conference on Digital System Design","first-page":"35","article-title":"An open-source framework for the generation of RISC-V Processor+ CGRA accelerator systems","author":"Ling","year":"2021"},{"key":"10.1016\/j.sysarc.2024.103243_b247","series-title":"Proc. of IEEE International Conference on Acoustics, Speech and Signal Processing","first-page":"1563","article-title":"Energy efficient acceleration of floating point applications onto CGRA","author":"Das","year":"2020"},{"key":"10.1016\/j.sysarc.2024.103243_b248","doi-asserted-by":"crossref","unstructured":"B. de Bruin, K. Singh, J. Huisken, H. Corporaal, BrainWave: An Energy-Efficient EEG Monitoring System-Evaluation and Trade-offs, in: Proc. of ACM\/IEEE International Symposium on Low Power Electronics and Design, 2020, pp. 181\u2013186.","DOI":"10.1145\/3370748.3406571"},{"key":"10.1016\/j.sysarc.2024.103243_b249","series-title":"Proc. of IEEE International Symposium on Circuits and Systems","first-page":"1","article-title":"Low energy heterogeneous computing with multiple RISC-V and CGRA cores","author":"Fiolhais","year":"2019"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762124001802?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762124001802?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T02:07:58Z","timestamp":1726366078000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762124001802"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":249,"alternative-id":["S1383762124001802"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2024.103243","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2024,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Coarse-grained reconfigurable architectures for radio baseband processing: A survey","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.sysarc.2024.103243","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2024 The Authors. Published by Elsevier B.V.","name":"copyright","label":"Copyright"}],"article-number":"103243"}}