{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T12:04:55Z","timestamp":1779883495908,"version":"3.53.1"},"reference-count":31,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100011921","name":"Assam Science Technology and Environment Council","doi-asserted-by":"publisher","award":["R&DP23-98"],"award-info":[{"award-number":["R&DP23-98"]}],"id":[{"id":"10.13039\/501100011921","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.sysarc.2026.103784","type":"journal-article","created":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T17:30:03Z","timestamp":1775842203000},"page":"103784","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["MCPSim: A compiler-integrated co-simulation platform for hybrid memory-centric processing paradigm"],"prefix":"10.1016","volume":"176","author":[{"given":"Satanu","family":"Maity","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3341-1132","authenticated-orcid":false,"given":"Manojit","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"3S","key":"10.1016\/j.sysarc.2026.103784_b1","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1145\/2872887.2750385","article-title":"PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture","volume":"43","author":"Ahn","year":"2015","journal-title":"SIGARCH Comput. Arch. News"},{"key":"10.1016\/j.sysarc.2026.103784_b2","doi-asserted-by":"crossref","unstructured":"L. Yan, M. Zhang, R. Wang, X. Chen, X. Zou, X. Lu, Y. Han, X.-H. Sun, CoPIM: A Concurrency-aware PIM Workload Offloading Architecture for Graph Applications, in: 2021 IEEE\/ACM International Symposium on Low Power Electronics and Design, ISLPED, 2021, pp. 1\u20136.","DOI":"10.1109\/ISLPED52811.2021.9502483"},{"key":"10.1016\/j.sysarc.2026.103784_b3","doi-asserted-by":"crossref","unstructured":"H. Bitalebi, V. Geraeinejad, M. Ebrahimi, Near LLC versus near main memory processing, in: Proceedings of the 14th Workshop on General Purpose Processing using GPU, 2022.","DOI":"10.1145\/3530390.3532726"},{"issue":"3","key":"10.1016\/j.sysarc.2026.103784_b4","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1109\/TETC.2024.3495218","article-title":"CoaT: Compiler-assisted two-stage offloading approach for data-intensive applications under NMP framework","volume":"13","author":"Maity","year":"2025","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"10.1016\/j.sysarc.2026.103784_b5","series-title":"UPMem","author":"UPMem","year":"2020"},{"issue":"1","key":"10.1016\/j.sysarc.2026.103784_b6","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/LCA.2018.2885752","article-title":"PIMSim: A flexible and detailed processing-in-memory simulator","volume":"18","author":"Xu","year":"2019","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.sysarc.2026.103784_b7","doi-asserted-by":"crossref","unstructured":"G. Singh, J. G\u00f3mez-Luna, G. Mariani, G.F. Oliveira, S. Corda, S. Stuijk, O. Mutlu, H. Corporaal, NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning, in: Proceedings of the 56th Annual Design Automation Conference 2019, 2019.","DOI":"10.1145\/3316781.3317867"},{"issue":"1","key":"10.1016\/j.sysarc.2026.103784_b8","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/LCA.2021.3061905","article-title":"MultiPIM: A detailed and configurable multi-stack processing-in-memory simulator","volume":"20","author":"Yu","year":"2021","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.sysarc.2026.103784_b9","doi-asserted-by":"crossref","first-page":"10349","DOI":"10.1109\/ACCESS.2024.3352924","article-title":"NDPmulator: Enabling full-system simulation for near-data accelerators from caches to DRAM","volume":"12","author":"Vieira","year":"2024","journal-title":"IEEE Access"},{"issue":"2","key":"10.1016\/j.sysarc.2026.103784_b10","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/MDAT.2021.3095225","article-title":"A case for PIM support in general-purpose compilers","volume":"39","author":"Sadeghi","year":"2022","journal-title":"IEEE Des. Test"},{"issue":"2","key":"10.1016\/j.sysarc.2026.103784_b11","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1109\/TETC.2022.3226132","article-title":"ALP: Alleviating CPU-memory data movement overheads in memory-centric systems","volume":"11","author":"Ghiasi","year":"2023","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"10.1016\/j.sysarc.2026.103784_b12","doi-asserted-by":"crossref","unstructured":"S. Corda, M. Kumaraswamy, A.J. Awan, R. Jordans, A. Kumar, H. Corporaal, NMPO: Near-Memory Computing Profiling and Offloading, in: 2021 24th Euromicro Conference on Digital System Design, DSD, 2021, pp. 259\u2013267.","DOI":"10.1109\/DSD53832.2021.00048"},{"key":"10.1016\/j.sysarc.2026.103784_b13","doi-asserted-by":"crossref","unstructured":"Y. Wei, M. Zhou, S. Liu, K. Seemakhupt, T. Rosing, S. Khan, PIMProf: An Automated Program Profiler for Processing-in-Memory Offloading Decisions, in: 2022 Design, Automation & Test in Europe Conference & Exhibition, DATE, 2022, pp. 855\u2013860.","DOI":"10.23919\/DATE54114.2022.9774560"},{"issue":"4","key":"10.1016\/j.sysarc.2026.103784_b14","doi-asserted-by":"crossref","first-page":"1053","DOI":"10.1109\/TVLSI.2025.3526201","article-title":"Identifying optimal workload offloading partitions for CPU-PIM graph processing accelerators","volume":"33","author":"Xu","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.sysarc.2026.103784_b15","doi-asserted-by":"crossref","unstructured":"S. Maity, M. Goel, M. Ghose, Data Locality Aware Computation Offloading in Near Memory Processing Architecture for Big Data Applications, in: 2023 IEEE 30th International Conference on High Performance Computing, Data, and Analytics, HiPC, 2023, pp. 288\u2013297.","DOI":"10.1109\/HiPC58850.2023.00019"},{"issue":"9","key":"10.1016\/j.sysarc.2026.103784_b16","doi-asserted-by":"crossref","first-page":"3381","DOI":"10.1109\/TCAD.2025.3542361","article-title":"A framework for near memory processing with computation offloading and load balancing","volume":"44","author":"Maity","year":"2025","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2026.103784_b17","article-title":"SAGE: A compiler-assisted reinforcement learning-based offloading approach under near-memory processing paradigm","author":"Maity","year":"2025","journal-title":"ACM Trans. Arch. Code Optim."},{"key":"10.1016\/j.sysarc.2026.103784_b18","series-title":"International Symposium on Code Generation and Optimization, 2004","first-page":"75","article-title":"LLVM: a compilation framework for lifelong program analysis & transformation","author":"Lattner","year":"2004"},{"issue":"1","key":"10.1016\/j.sysarc.2026.103784_b19","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/LCA.2015.2414456","article-title":"Ramulator: A fast and extensible DRAM simulator","volume":"15","author":"Kim","year":"2016","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.sysarc.2026.103784_b20","doi-asserted-by":"crossref","first-page":"134457","DOI":"10.1109\/ACCESS.2021.3110993","article-title":"DAMOV: A new methodology and benchmark suite for evaluating data movement bottlenecks","volume":"9","author":"Oliveira","year":"2021","journal-title":"IEEE Access"},{"issue":"3","key":"10.1016\/j.sysarc.2026.103784_b21","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1145\/2508148.2485963","article-title":"ZSim: fast and accurate microarchitectural simulation of thousand-core systems","volume":"41","author":"Sanchez","year":"2013","journal-title":"SIGARCH Comput. Arch. News"},{"issue":"2","key":"10.1016\/j.sysarc.2026.103784_b22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"SIGARCH Comput. Arch. News"},{"issue":"6","key":"10.1016\/j.sysarc.2026.103784_b23","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"Pin: building customized program analysis tools with dynamic instrumentation","volume":"40","author":"Luk","year":"2005","journal-title":"SIGPLAN Not."},{"key":"10.1016\/j.sysarc.2026.103784_b24","series-title":"Instruction tables: Lists of instruction latencies, throughputs, and micro-operation breakdowns for Intel, AMD, and VIA CPUs","author":"Fog","year":"2022"},{"issue":"6","key":"10.1016\/j.sysarc.2026.103784_b25","doi-asserted-by":"crossref","first-page":"3:1","DOI":"10.1147\/JRD.2019.2934048","article-title":"Processing-in-memory: A workload-driven perspective","volume":"63","author":"Ghose","year":"2019","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.sysarc.2026.103784_b26","doi-asserted-by":"crossref","unstructured":"H. Kim, H. Kim, S. Yalamanchili, A.F. Rodrigues, Understanding Energy Aspects of Processing-near-Memory for HPC Workloads, in: Proceedings of the 2015 International Symposium on Memory Systems, 2015, pp. 276\u2013282.","DOI":"10.1145\/2818950.2818985"},{"key":"10.1016\/j.sysarc.2026.103784_b27","doi-asserted-by":"crossref","unstructured":"A. Goswami, S. Maity, M. Ghose, Energy and Performance Optimized Computation Offloading for Near-Memory Computing, in: 2026 39th International Conference on VLSI Design and 2026 25rd International Conference on Embedded Systems, VLSID, 2025.","DOI":"10.1109\/VLSID68508.2026.00074"},{"key":"10.1016\/j.sysarc.2026.103784_b28","series-title":"The championship simulator: Architectural simulation for education and competition","author":"Gober","year":"2022"},{"key":"10.1016\/j.sysarc.2026.103784_b29","doi-asserted-by":"crossref","unstructured":"L. Nai, Y. Xia, I.G. Tanase, H. Kim, C.-Y. Lin, GraphBIG: understanding graph computing in the context of industrial solutions, in: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, 2015.","DOI":"10.1145\/2807591.2807626"},{"key":"10.1016\/j.sysarc.2026.103784_b30","doi-asserted-by":"crossref","unstructured":"S. Che, M. Boyer, J. Meng, D. Tarjan, J.W. Sheaffer, S.-H. Lee, K. Skadron, Rodinia: A benchmark suite for heterogeneous computing, in: 2009 IEEE International Symposium on Workload Characterization, IISWC, 2009, pp. 44\u201354.","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"10.1016\/j.sysarc.2026.103784_b31","doi-asserted-by":"crossref","unstructured":"S.Y. Yoo, H.J. Kim, T.H. Han, Efficient Graph Index Updates for ANNS with Near-Data Processing, in: 2025 22nd International SoC Design Conference, ISOCC, 2025, pp. 1\u20132.","DOI":"10.1109\/ISOCC66390.2025.11329982"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762126001025?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762126001025?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T11:10:11Z","timestamp":1779880211000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762126001025"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":31,"alternative-id":["S1383762126001025"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2026.103784","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"MCPSim: A compiler-integrated co-simulation platform for hybrid memory-centric processing paradigm","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.sysarc.2026.103784","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"103784"}}