{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T20:30:00Z","timestamp":1781382600021,"version":"3.54.1"},"reference-count":34,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100011033","name":"State Agency of Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100011033","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.sysarc.2026.103809","type":"journal-article","created":{"date-parts":[[2026,4,19]],"date-time":"2026-04-19T14:54:09Z","timestamp":1776610449000},"page":"103809","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"special_numbering":"C","title":["CREATOR-Sail: A RISC-V web simulator based on Sail ISA specification"],"prefix":"10.1016","volume":"176","author":[{"given":"Juan Carlos","family":"Cano-Resa","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Felix","family":"Garcia-Carballeira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Diego","family":"Camarmas-Alonso","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alejandro","family":"Calderon-Mateos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/j.sysarc.2026.103809_b1","article-title":"RISC-V architecture and its role in the near future","volume":"5","author":"Saidova","year":"2024","journal-title":"J. Adv. Sci. Res. (ISSN: 0976-9595)"},{"key":"10.1016\/j.sysarc.2026.103809_b2","series-title":"2019 MIXDES - 26th International Conference on Mixed Design of Integrated Circuits and Systems","first-page":"261","article-title":"Retargeting the MIPS-II CPU core to the RISC-V architecture","author":"Cieslak","year":"2019"},{"key":"10.1016\/j.sysarc.2026.103809_b3","series-title":"QEMU - A generic and open source machine emulator and virtualizer","author":"QEMU","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b4","series-title":"Spike RISC-V ISA Simulator","author":"RISC-V Software","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b5","doi-asserted-by":"crossref","first-page":"127702","DOI":"10.1109\/ACCESS.2024.3406935","article-title":"CREATOR: An educational integrated development environment for RISC-V programming","volume":"12","author":"Camarmas-Alonso","year":"2024","journal-title":"IEEE Access"},{"key":"10.1016\/j.sysarc.2026.103809_b6","series-title":"MIPS - A leading provider of RISC-V and MIPS IP cores","author":"MIPS","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b7","series-title":"RISC-V International - The free and open RISC architecture","author":"RISC-V International","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b8","series-title":"The RISC-V Instruction Set Manual Volume I","author":"RISC-V Foundation","year":"2024"},{"key":"10.1016\/j.sysarc.2026.103809_b9","series-title":"The RISC-V Instruction Set Manual Volume II","author":"RISC-V Foundation","year":"2024"},{"key":"10.1016\/j.sysarc.2026.103809_b10","series-title":"The Sail instruction-set semantics specification language","author":"Gray","year":"2017"},{"key":"10.1016\/j.sysarc.2026.103809_b11","series-title":"Learn To Program with Assembly: Foundational Learning for New Programmers","first-page":"265","article-title":"Debugging with GDB","author":"Bartlett","year":"2021"},{"key":"10.1016\/j.sysarc.2026.103809_b12","unstructured":"Antmicro, Renode. https:\/\/github.com\/renode\/renode\/tree\/master."},{"key":"10.1016\/j.sysarc.2026.103809_b13","unstructured":"K.V. Pete Sanderson, RARS \u2013 RISC-V Assembler and Runtime Simulator. https:\/\/github.com\/TheThirdOne\/rars."},{"key":"10.1016\/j.sysarc.2026.103809_b14","series-title":"2021 ACM\/IEEE Workshop on Computer Architecture Education","first-page":"1","article-title":"Ripes: A visual computer architecture simulator","author":"Petersen","year":"2021"},{"key":"10.1016\/j.sysarc.2026.103809_b15","unstructured":"K. Vakil, Venus. https:\/\/github.com\/kvakil\/venus."},{"key":"10.1016\/j.sysarc.2026.103809_b16","series-title":"CREATOR - RISC-V Simulator","author":"Simulator","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b17","series-title":"RISC-V Proxy Kernel. (accessed on 6 march 2025) [online]","author":"RISC-V","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b18","unstructured":"P. Sanderson, MARS (official) MIPS Assembler and Runtime Simulator. https:\/\/github.com\/dpetersanderson\/MARS."},{"key":"10.1016\/j.sysarc.2026.103809_b19","unstructured":"Czech Technical University, QtRvSim. https:\/\/github.com\/cvut\/qtrvsim."},{"key":"10.1016\/j.sysarc.2026.103809_b20","unstructured":"S. Macke, B. Burns, G. Braad, N. Gupta, L. Angrave, jor1k. https:\/\/github.com\/s-macke\/jor1k\/."},{"key":"10.1016\/j.sysarc.2026.103809_b21","unstructured":"Takahiro, F. Uhlig, A. Bhosale, Kurun, riscv-rust. https:\/\/github.com\/takahirox\/riscv-rust."},{"key":"10.1016\/j.sysarc.2026.103809_b22","unstructured":"V.M. de Morais Costa, Vulcan. https:\/\/github.com\/vmmc2\/Vulcan."},{"key":"10.1016\/j.sysarc.2026.103809_b23","series-title":"Boostrap","year":"2026"},{"key":"10.1016\/j.sysarc.2026.103809_b24","series-title":"Vue","year":"2026"},{"key":"10.1016\/j.sysarc.2026.103809_b25","series-title":"WebAssembly","author":"World Wide Web Consortium","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b26","series-title":"2021 XLVII Latin American Computing Conference","first-page":"1","article-title":"An evaluation of WebAssembly in non-web environments","author":"Spies","year":"2021"},{"key":"10.1016\/j.sysarc.2026.103809_b27","unstructured":"Emscripten, Emscripten \u2013 Complete compiler toolchain to WebAssembly, using LLVM, with a special focus on speed, size, and the Web platform. https:\/\/emscripten.org\/index.html."},{"key":"10.1016\/j.sysarc.2026.103809_b28","article-title":"Verification: Industrial Applications Notes to accompany lectures at 2003 Marktoberdorf Summer School","author":"Harrison","year":"2003"},{"key":"10.1016\/j.sysarc.2026.103809_b29","series-title":"Isabelle\/HOL Overview","author":"Isabelle","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b30","series-title":"HOL4","author":"Australian National University","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b31","series-title":"Coq","author":"Thierry Coquand","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b32","series-title":"2022 International Conference on ICT for Sustainability (ICT4S)","first-page":"24","article-title":"WebAssembly versus JavaScript: Energy and runtime performance","author":"De Macedo","year":"2022"},{"key":"10.1016\/j.sysarc.2026.103809_b33","series-title":"WebAssembly 64 bits Compiler","author":"World Wide Web Consortium","year":"2025"},{"key":"10.1016\/j.sysarc.2026.103809_b34","series-title":"WebAssembly 64 bits proposal","author":"Memory64","year":"2025"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S138376212600127X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S138376212600127X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T11:10:14Z","timestamp":1779880214000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S138376212600127X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":34,"alternative-id":["S138376212600127X"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2026.103809","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"CREATOR-Sail: A RISC-V web simulator based on Sail ISA specification","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.sysarc.2026.103809","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 The Authors. Published by Elsevier B.V.","name":"copyright","label":"Copyright"}],"article-number":"103809"}}