{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T00:05:16Z","timestamp":1771545916468,"version":"3.50.1"},"reference-count":45,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102681","type":"journal-article","created":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T00:38:56Z","timestamp":1770943136000},"page":"102681","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A sub-1V wide-temperature-range voltage reference with low line sensitivity and high temperature stability"],"prefix":"10.1016","volume":"109","author":[{"given":"Komal","family":"Duggal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1369-7073","authenticated-orcid":false,"given":"Rishikesh","family":"Pandey","sequence":"additional","affiliation":[]},{"given":"Vandana","family":"Niranjan","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102681_bib1","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102361","article-title":"A 2.69-ppm\/\u00b0 C curvature-compensated BJT-based bandgap voltage reference","volume":"102","author":"Rashidian","year":"2025","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102681_bib2","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2024.102209","article-title":"A 8.83 ppm\/\u00b0 C temperature coefficient, 75 dB PSRR subthreshold CMOS voltage reference with piecewise curvature compensation","volume":"97","author":"Cheng","year":"2024","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102681_bib3","series-title":"Design of Analog CMOS Integrated Circuits","first-page":"375","author":"Razavi","year":"2001"},{"issue":"15","key":"10.1016\/j.vlsi.2026.102681_bib4","doi-asserted-by":"crossref","DOI":"10.1142\/S0218126623300052","article-title":"A comprehensive study of different techniques for voltage references","volume":"32","author":"Duggal","year":"2023","journal-title":"J. Circ. Syst. Comput."},{"key":"10.1016\/j.vlsi.2026.102681_bib5","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1016\/j.vlsi.2019.01.014","article-title":"A low power RFID based energy harvesting temperature resilient CMOS-only reference voltage","volume":"67","author":"Bahramali","year":"2019","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102681_bib6","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1016\/j.vlsi.2020.01.008","article-title":"A 0.6 V 44.6 ppm\/\u00b0C subthreshold CMOS voltage reference with wide temperature range and inherent leakage compensation","volume":"72","author":"Pan","year":"2020","journal-title":"Integration"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102681_bib7","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1007\/s10470-025-02427-8","article-title":"A low-temperature coefficient, low power, and area-efficient temperature-compensated CMOS voltage reference for energy harvesting systems","volume":"124","author":"Duggal","year":"2025","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"10.1016\/j.vlsi.2026.102681_bib8","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2023.154996","article-title":"A\u2212 104 dB PSRR and 1.86-ppm\/\u00b0C curvature-compensated bandgap voltage reference with improved voltage-self-regulating technology","volume":"173","author":"Wu","year":"2024","journal-title":"AEU-Int. J. Electron. Comm."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102681_bib9","first-page":"611","article-title":"A 48 pW, 0.34 V, 0.019%\/V line sensitivity self-biased subthreshold voltage reference with DIBL effect compensation","volume":"67","author":"Wang","year":"2019","journal-title":"IEEE Trans. Circui. Syst. I: Reg. Pap."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102681_bib10","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/JSSC.2020.3033467","article-title":"A 1.16-V 5.8-to-13.5-ppm\/\u00b0 C curvature-compensated CMOS bandgap reference circuit with a shared offset-cancellation method for internal amplifiers","volume":"56","author":"Chen","year":"2020","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2026.102681_bib11","doi-asserted-by":"crossref","first-page":"1900","DOI":"10.1002\/cta.2857","article-title":"Low temperature coefficient and low line sensitivity subthreshold curvature\u2010compensated voltage reference","volume":"48","author":"Thakur","year":"2020","journal-title":"Int. J. Circ. Theor. Appl."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102681_bib12","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1007\/s10470-020-01660-7","article-title":"A 0.7 V 5 nW CMOS sub-bandgap voltage reference without resistors","volume":"104","author":"Pan","year":"2020","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102681_bib13","doi-asserted-by":"crossref","first-page":"2902","DOI":"10.1109\/JSSC.2021.3093583","article-title":"A single BJT bandgap reference with frequency compensation exploiting mirror pole","volume":"56","author":"Kim","year":"2021","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2026.102681_bib14","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2021.153949","article-title":"A 0.4 V, 19 pW subthreshold voltage reference generator using separate line sensitivity and temperature coefficient correction stages","volume":"140","author":"Azimi","year":"2021","journal-title":"AEU-Int. J. Electron. Comm."},{"key":"10.1016\/j.vlsi.2026.102681_bib15","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2022.154392","article-title":"High-performance sub-1 V CMOS voltage reference with low supply voltage","volume":"156","author":"Thakur","year":"2022","journal-title":"AEU-Int. J. Electron. Comm."},{"key":"10.1016\/j.vlsi.2026.102681_bib16","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.105189","article-title":"A 26-ppm\/\u00b0C, 13.2-ppm\/V, 0.11%-inaccuracy picowatt voltage reference with PVT compensation and fast startup","volume":"115","author":"Hu","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102681_bib17","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.105060","article-title":"A 2.1 ppm\/\u00b0 C, 0.55\u20132.4 V, 5.6 nW, 235 mV, CMOS-only subthreshold voltage reference","volume":"113","author":"Duan","year":"2021","journal-title":"Microelectron. J."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102681_bib18","doi-asserted-by":"crossref","DOI":"10.1142\/S0218126622501766","article-title":"A sub-1-V CMOS voltage reference with high PSRR and high accuracy","volume":"31","author":"Thakur","year":"2022","journal-title":"J. Circ. Syst. Comput."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102681_bib19","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1007\/s11277-022-09744-5","article-title":"A high-order temperature-compensated subthreshold voltage reference using channel length modulation compensation technique","volume":"126","author":"Thakur","year":"2022","journal-title":"Wirel. Pers. Commun."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102681_bib20","doi-asserted-by":"crossref","first-page":"6444","DOI":"10.1007\/s00034-023-02431-1","article-title":"A high-order curvature compensated CMOS bandgap reference without resistors","volume":"42","author":"Feng","year":"2023","journal-title":"Circ. Syst. Signal Process."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102681_bib21","first-page":"4033","article-title":"A\u2212 40\u00b0C\u2013125\u00b0C 0.4-\u03bcA low-noise bandgap voltage reference with 0.8-mA load driving capability using shared feedback resistors","volume":"69","author":"Zhang","year":"2022","journal-title":"IEEE Trans. Circuits Syst., II Express Briefs"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102681_bib22","doi-asserted-by":"crossref","first-page":"840","DOI":"10.1109\/TVLSI.2022.3158729","article-title":"A 20.5-nW resistor-less bandgap voltage reference with self-biased compensation for process variations","volume":"30","author":"Ji","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102681_bib23","first-page":"1030","article-title":"Ultra-low-power sub-1 V 29 ppm\/\u00b0 C voltage reference and shared-resistive current reference","volume":"70","author":"Shetty","year":"2023","journal-title":"IEEE Trans. Circui. Syst. I: Reg. Pap."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102681_bib24","first-page":"4755","article-title":"An 1 V supply, 740 nW, 8.7 ppm\/\u00b0 C bandgap voltage reference with segmented curvature compensation","volume":"70","author":"Chi-Wa","year":"2023","journal-title":"IEEE Trans. Circui. Syst. I: Reg. Pap."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102681_bib25","first-page":"1884","article-title":"A 0.8-V Supply, 1.58% 3\u03c3-Accuracy, 1.9-\u03bcW Bandgap Reference in 0.13-\u03bcm CMOS","volume":"71","author":"Cao","year":"2024","journal-title":"IEEE Trans. Circuits Syst., II Express Briefs"},{"key":"10.1016\/j.vlsi.2026.102681_bib26","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2020.104841","article-title":"0.7-V supply, 21-nW All\u2013MOS voltage reference using a MOS-Only current-driven reference core in digital CMOS","volume":"102","author":"Aminzadeh","year":"2020","journal-title":"Microelectron. J."},{"issue":"9","key":"10.1016\/j.vlsi.2026.102681_bib27","first-page":"3118","article-title":"A\u2212 40\u00b0 C to 140\u00b0 C picowatt CMOS voltage reference with 0.25-V power supply","volume":"68","author":"Qiao","year":"2021","journal-title":"IEEE Trans. Circuits Syst., II Express Briefs"},{"key":"10.1016\/j.vlsi.2026.102681_bib28","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1016\/j.vlsi.2022.07.014","article-title":"Picowatt 0.3-V MOS-only voltage reference based on a picoamp cascode current generator","volume":"87","author":"Aminzadeh","year":"2022","journal-title":"Integration"},{"issue":"10","key":"10.1016\/j.vlsi.2026.102681_bib29","doi-asserted-by":"crossref","first-page":"3134","DOI":"10.1109\/JSSC.2021.3081440","article-title":"Trimming-less voltage reference for highly uncertain harvesting down to 0.25 V, 5.4 pW","volume":"56","author":"Fassio","year":"2021","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2026.102681_bib30","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2020.153245","article-title":"All\u2013MOS self-powered subthreshold voltage reference with enhanced line regulation","volume":"122","author":"Aminzadeh","year":"2020","journal-title":"AEU-Int. J. Electron. Comm."},{"key":"10.1016\/j.vlsi.2026.102681_bib31","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106389","article-title":"A 1 V supply 10.3 ppm\/\u00b0 C 59 nW subthreshold CMOS voltage reference","volume":"152","author":"Cheng","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102681_bib32","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2025.155837","article-title":"A 10.42 ppm\/\u00b0C CMOS voltage reference with high PSRR","author":"Zheng","year":"2025","journal-title":"AEU-Int. J. Electron. Comm."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102681_bib33","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1007\/s10470-023-02133-3","article-title":"MOS only nano-watt sub-bandgap voltage reference","volume":"114","author":"Rashtian","year":"2023","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102681_bib34","doi-asserted-by":"crossref","DOI":"10.1142\/S021812662550121X","article-title":"An ultra-low power, low voltage, low line sensitivity, high PSRR, voltage reference for IoT applications","volume":"34","author":"Duggal","year":"2025","journal-title":"J. Circ. Syst. Comput."},{"key":"10.1016\/j.vlsi.2026.102681_bib35","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106664","article-title":"A 15.4 nW, 59 ppm\/\u2218 C CMOS voltage reference circuit with process and temperature compensation","volume":"160","author":"Wang","year":"2025","journal-title":"Microelectron. J."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102681_bib36","doi-asserted-by":"crossref","DOI":"10.1002\/jnm.70019","article-title":"Temperature\u2010insensitive on\u2010chip resistors for linear voltage\u2010to\u2010current conversion in low\u2010power voltage and current references","volume":"38","author":"Aminzadeh","year":"2025","journal-title":"Int. J. Numer. Model. Electron. Network. Dev. Field."},{"key":"10.1016\/j.vlsi.2026.102681_bib37","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2023.155048","article-title":"A 4.65 \u03bcV\/V line regulation, transient enhanced, capacitor-less LDO with ultra-low load current dependence","volume":"174","author":"Xie","year":"2024","journal-title":"AEU-Int. J. Electron. Comm."},{"key":"10.1016\/j.vlsi.2026.102681_bib38","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2024.102242","article-title":"A low dropout regulator design with 20.4 \u03bcA quiescent current and high power supply rejection","volume":"99","author":"Bai","year":"2024","journal-title":"Integration"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102681_bib39","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1109\/TVLSI.2009.2038061","article-title":"A 1-V, 16.9 ppm\/\u00b0C, 250 nA switched-capacitor CMOS voltage reference","volume":"19","author":"Hsieh","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"24","key":"10.1016\/j.vlsi.2026.102681_bib40","doi-asserted-by":"crossref","first-page":"1528","DOI":"10.1049\/el:20021062","article-title":"Output stage for low supply voltage, high-performance CMOS current mirrors","volume":"38","author":"Torralba","year":"2002","journal-title":"Electron. Lett."},{"key":"10.1016\/j.vlsi.2026.102681_bib41","series-title":"R.: Low Power and High Signal to Noise Ratio Bio-Medical AFE Design Techniques (Doctoral Dissertation","author":"Nagulapalli","year":"2023"},{"issue":"18","key":"10.1016\/j.vlsi.2026.102681_bib42","doi-asserted-by":"crossref","first-page":"2550388","DOI":"10.1142\/S0218126625503888","article-title":"Low-noise, high PSRR and temperature-stable voltage reference for MEMS-based acceleration sensor systems","volume":"34","author":"Duggal","year":"2025","journal-title":"J. Circ. Syst. Comput."},{"key":"10.1016\/j.vlsi.2026.102681_bib43","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102442","article-title":"High-robustness CMOS voltage reference for automotive applications with PVT variation tolerance","author":"Duggal","year":"2025","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102681_bib44","series-title":"2024 International Conference on Smart Electronics and Communication Systems (ISENSE)","first-page":"1","article-title":"Design of a low dropout voltage regulator (LDO) using SCL 180nm CMOS technology","author":"Roshna","year":"2024"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102681_bib45","doi-asserted-by":"crossref","first-page":"2028","DOI":"10.3390\/electronics9122028","article-title":"High-PSRR wide-range supply-independent CMOS voltage reference for retinal prosthetic systems","volume":"9","author":"Zawawi","year":"2020","journal-title":"Electronics"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000362?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000362?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T23:11:45Z","timestamp":1771542705000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000362"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":45,"alternative-id":["S0167926026000362"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102681","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A sub-1V wide-temperature-range voltage reference with low line sensitivity and high temperature stability","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102681","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102681"}}