{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T06:41:01Z","timestamp":1772088061050,"version":"3.50.1"},"reference-count":82,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102684","type":"journal-article","created":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T00:38:41Z","timestamp":1770943121000},"page":"102684","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A low-power, energy-efficient, and highly-accurate approximate compressor design for arithmetic circuits"],"prefix":"10.1016","volume":"109","author":[{"given":"Hamed","family":"Tohidi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9873-9484","authenticated-orcid":false,"given":"Mokhtar Mohammadi","family":"Ghanatghestani","sequence":"additional","affiliation":[]},{"given":"Mehdi Jafari","family":"Shahbazzadeh","sequence":"additional","affiliation":[]},{"given":"Mahdiyeh","family":"Eslami","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102684_bib1","series-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA","first-page":"10","article-title":"Computing's energy problem (and what we can do about it)","author":"Horowitz","year":"2014"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102684_bib2","doi-asserted-by":"crossref","first-page":"1413","DOI":"10.1109\/TVLSI.2020.2983850","article-title":"High-speed hybrid-logic full adder using high-performance 10-T XOR\u2013XNOR cell","volume":"28","author":"Kandpal","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2026.102684_bib3","series-title":"7th International Conference on Contemporary Computing and Informatics (IC3I), Greater Noida, India","first-page":"345","article-title":"Low power optimization of hybrid logic full adder design using FinFET 32nm technology","author":"Kumar","year":"2024"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102684_bib4","doi-asserted-by":"crossref","DOI":"10.1002\/jnm.3320","article-title":"Static approximate modified mirror\u2014full adder for high speed and low power operations using 32 nm CNTFET technology","volume":"37","author":"Juneja","year":"2024","journal-title":"Int. J. Numer. Model. Electron. Network. Dev. Field."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102684_bib5","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/adf99e","article-title":"12T-SLCAFA: novel design of a stacked leakage control approximate full adder featuring twelve 32 nm CNTFET devices for image sharpening application","volume":"14","author":"Sharma","year":"2025","journal-title":"ECS J. Solid State Sci. Technol."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102684_bib6","doi-asserted-by":"crossref","first-page":"4073","DOI":"10.1109\/TCAD.2025.3556956","article-title":"FDAM: filter-dedicated approximate multiplier design for real-time CNN acceleration","volume":"44","author":"Kim","year":"2025","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"key":"10.1016\/j.vlsi.2026.102684_bib7","doi-asserted-by":"crossref","DOI":"10.1016\/j.rineng.2024.103798","article-title":"Energy efficient approximate multiplier for image processing applications","volume":"25","author":"Chakraborty","year":"2025","journal-title":"Results Eng."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib8","doi-asserted-by":"crossref","first-page":"446","DOI":"10.3390\/electronics12020446","article-title":"Design of generalized enhanced static segment multiplier with minimum mean square error for uniform and nonuniform input distributions","volume":"12","author":"Di Meo","year":"2023","journal-title":"Electronics"},{"issue":"9","key":"10.1016\/j.vlsi.2026.102684_bib9","first-page":"2856","article-title":"Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications","volume":"65","author":"Liu","year":"2018","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102684_bib10","article-title":"Image processing with high-speed and low-energy approximate arithmetic circuit","volume":"36","author":"Mohammadi","year":"2022","journal-title":"Sustain. Comput.: Inform. Syst. (SUSCOM)"},{"key":"10.1016\/j.vlsi.2026.102684_bib11","article-title":"DAFA: dynamic approximate full adders for high area and energy efficiency","volume":"97","author":"Safaei Mehrabani","year":"2024","journal-title":"Integrat. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102684_bib12","doi-asserted-by":"crossref","first-page":"136054","DOI":"10.1109\/ACCESS.2024.3463182","article-title":"Approximate full-adders: a comprehensive analysis","volume":"12","author":"Napoli","year":"2024","journal-title":"IEEE Access"},{"key":"10.1016\/j.vlsi.2026.102684_bib13","article-title":"CNTFET based leakage control static approximate full adder circuit for high performance multimedia applications","volume":"190","author":"Juneja","year":"2025","journal-title":"AEU-Int. J. Electr. Commun."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102684_bib14","first-page":"1985","article-title":"Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits","volume":"51","author":"Chang","year":"2004","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102684_bib15","doi-asserted-by":"crossref","first-page":"962","DOI":"10.1109\/12.403712","article-title":"A new design technique for column compression multipliers","volume":"44","author":"Wang","year":"1995","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.vlsi.2026.102684_bib16","first-page":"1296","article-title":"Low power CMOS pass logic 4-2 compressor for high-speed multiplication","volume":"vol. 3","author":"Radhakrishnan","year":"2000"},{"key":"10.1016\/j.vlsi.2026.102684_bib17","series-title":"8th Euromicro Conference on Digital System Design (DSD'05), Porto, Portugal","first-page":"2","article-title":"Multi-media applications and imprecise computation","author":"Breuer","year":"2005"},{"key":"10.1016\/j.vlsi.2026.102684_bib18","series-title":"Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France","first-page":"1367","article-title":"\u201cSubstitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits,\u201d design","author":"Venkataramani","year":"2013"},{"issue":"13","key":"10.1016\/j.vlsi.2026.102684_bib19","doi-asserted-by":"crossref","DOI":"10.1142\/S0218126621502352","article-title":"Approximate full adders for energy efficient image processing applications","volume":"30","author":"Parameshwara","year":"2021","journal-title":"J. Circ. Syst. Comput."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib20","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1109\/TVLSI.2017.2767624","article-title":"An energy-efficient architecture for binary weight convolutional neural networks","volume":"26","author":"Wang","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2026.102684_bib21","series-title":"Proceedings of the International Electron Devices Meeting (IEDM) Tech. Dig.","first-page":"11","article-title":"Progress in digital integrated electronics","author":"Moore","year":"1975"},{"key":"10.1016\/j.vlsi.2026.102684_bib22","series-title":"Proceedings of the 2009 IEEE Instrumentation and Measurement Technology Conference","first-page":"909","article-title":"Performance evaluation of CNFET-based logic gates","author":"Cho","year":"2009"},{"key":"10.1016\/j.vlsi.2026.102684_bib23","series-title":"International Conference on Signal Processing and Communication (ICSC), Noida, India","first-page":"372","article-title":"CNTFET: the emerging post-CMOS device","author":"Sinha","year":"2013"},{"key":"10.1016\/j.vlsi.2026.102684_bib24","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1016\/j.sse.2015.02.005","article-title":"Future of nano CMOS technology","volume":"112","author":"Iwai","year":"2015","journal-title":"Solid State Electron."},{"key":"10.1016\/j.vlsi.2026.102684_bib25","series-title":"52nd IEEE International Midwest Symposium on Circuits and Systems","first-page":"435","article-title":"A novel CNTFET-based ternary logic gate design","author":"Lin","year":"2009"},{"issue":"8","key":"10.1016\/j.vlsi.2026.102684_bib26","doi-asserted-by":"crossref","first-page":"1596","DOI":"10.1109\/TVLSI.2021.3086897","article-title":"A radiation-hardened CMOS full-adder based on layout selective transistor duplication","volume":"29","author":"Azimi","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102684_bib27","doi-asserted-by":"crossref","first-page":"3904","DOI":"10.1016\/j.matpr.2020.12.1236","article-title":"Design and implementation of single electron transistor-based 8x8 bit signed multipliers","volume":"43","author":"Shah","year":"2021","journal-title":"Mater. Today Proc."},{"key":"10.1016\/j.vlsi.2026.102684_bib28","article-title":"A FinFET-based low-power, stable 8T SRAM cell with high yield","volume":"175","author":"Mani","year":"2024","journal-title":"AEU-Int. J. Electr. Commun."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib29","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1007\/s11227-025-07020-4","article-title":"A new design of a digital circuit for developing nanoscale IoT devices utilizing quantum-dot technology","volume":"81","author":"Ya","year":"2025","journal-title":"J. Supercomput."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib30","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TETC.2016.2633966","article-title":"Energy efficient reconfigurable threshold logic circuit with spintronic devices","volume":"5","author":"He","year":"2017","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib31","doi-asserted-by":"crossref","first-page":"1119","DOI":"10.1007\/s00034-023-02506-z","article-title":"Efficient ATFA design based on CNTFET technology for error\u2013tolerant applications","volume":"43","author":"Sharifi Rad","year":"2024","journal-title":"Circ. Syst. Signal Process."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102684_bib32","doi-asserted-by":"crossref","first-page":"1853","DOI":"10.1109\/TED.2003.815366","article-title":"Theory of ballistic nano transistors","volume":"50","author":"Rahman","year":"2003","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102684_bib33","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/ac861c","article-title":"High-performance and energy-area efficient approximate full adder for error tolerant applications","volume":"11","author":"Mohammadi","year":"2022","journal-title":"ECS J. Solid State Sci. Technol."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102684_bib34","doi-asserted-by":"crossref","first-page":"368","DOI":"10.1166\/jno.2018.2244","article-title":"A ternary full adder cell based on carbon nanotube FET for high-speed arithmetic units","volume":"13","author":"Mohammadi Ghanatghestani","year":"2018","journal-title":"J. Nanoelectron. Optoelectron."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102684_bib35","doi-asserted-by":"crossref","first-page":"2711","DOI":"10.1109\/TED.2006.883816","article-title":"Carbon nanotube field-effect transistors for high-performance digital Circuits\u2014DC analysis and modeling toward optimum transistor structure","volume":"53","author":"Raychowdhury","year":"2006","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib36","doi-asserted-by":"crossref","first-page":"512","DOI":"10.1021\/nl403515c","article-title":"Growth of semiconducting single-walled carbon nanotubes by using ceria as catalyst supports","volume":"14","author":"Qin","year":"2014","journal-title":"Nano Lett."},{"key":"10.1016\/j.vlsi.2026.102684_bib37","series-title":"Proceedings of the 2009 12th International Symposium on Integrated Circuits, Singapore","first-page":"252","article-title":"Effect of variability in SWCNT-based logic gates","author":"Shahidipour","year":"2009"},{"issue":"5","key":"10.1016\/j.vlsi.2026.102684_bib38","doi-asserted-by":"crossref","first-page":"1195","DOI":"10.1021\/nl062907m","article-title":"Experimental and theoretical studies of transport through large scale, partially aligned arrays of single-walled carbon nanotubes in thin flm type transistors","volume":"7","author":"Kocabas","year":"2007","journal-title":"Nano Lett."},{"key":"10.1016\/j.vlsi.2026.102684_bib39","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1038\/s41586-019-1493-8","article-title":"Modern microprocessor built from complementary carbon nanotube transistors","volume":"572","author":"Hills","year":"2019","journal-title":"Nature"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102684_bib40","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","article-title":"A suggestion for a fast multiplier","volume":"EC-13","author":"Wallace","year":"1964","journal-title":"IEEE Trans. Electr. Comp."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102684_bib41","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"Dadda","year":"1965","journal-title":"Alta Freq."},{"key":"10.1016\/j.vlsi.2026.102684_bib42","series-title":"IEEE 4th Symposium on Computer Arithmetic (ARITH), Santa Monica, CA, USA","first-page":"149","article-title":"High-speed multiplication and multiple summand addition","author":"Lim","year":"1978"},{"issue":"5","key":"10.1016\/j.vlsi.2026.102684_bib43","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1109\/TC.1980.1675589","article-title":"Parallel compressors","volume":"C-29","author":"Gajski","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.vlsi.2026.102684_bib44","series-title":"IEEE 6th Symposium on Computer Arithmetic (ARITH), Aarhus, Denmark","first-page":"60","article-title":"Fast iterative multiplying array","author":"Ciminiera","year":"1983"},{"key":"10.1016\/j.vlsi.2026.102684_bib45","series-title":"20th International Conference on VLSI Design Held Jointly with 6th International Conference on Embedded Systems (VLSID'07), Bangalore","first-page":"324","article-title":"Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors","author":"Veeramachaneni","year":"2007"},{"key":"10.1016\/j.vlsi.2026.102684_bib46","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.mejo.2017.06.011","article-title":"Energy-efficient magnetic 4-2 compressor","volume":"67","author":"Thapliyal","year":"2017","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102684_bib47","series-title":"15th IEEE International New Circuits and Systems Conference (NEWCAS), Strasbourg, France","first-page":"281","article-title":"A power-efficient 4-2 adder compressor topology","author":"Dornelles","year":"2017"},{"issue":"8","key":"10.1016\/j.vlsi.2026.102684_bib48","doi-asserted-by":"crossref","first-page":"11066","DOI":"10.1007\/s11227-023-05857-1","article-title":"A fast and energy-efficient hybrid 4\u20132 compressor for multiplication in nanotechnology","volume":"80","author":"Maleknejad","year":"2024","journal-title":"J. Supercomput."},{"key":"10.1016\/j.vlsi.2026.102684_bib49","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1038\/354056a0","article-title":"Helical microtubules of graphitic carbon","volume":"354","author":"Iijima","year":"1991","journal-title":"Nature"},{"key":"10.1016\/j.vlsi.2026.102684_bib50","doi-asserted-by":"crossref","first-page":"603","DOI":"10.1038\/363603a0","article-title":"Single-shell carbon nanotubes of 1-nm diameter","volume":"363","author":"Iijima","year":"1993","journal-title":"Nature"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102684_bib51","doi-asserted-by":"crossref","first-page":"1772","DOI":"10.1109\/JPROC.2003.818338","article-title":"Carbon nanotube electronics","volume":"91","author":"Avouris","year":"2003","journal-title":"Proc. IEEE"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib52","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","article-title":"CNTFET-based design of ternary logic gates and arithmetic circuits","volume":"10","author":"Lin","year":"2011","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib53","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1504\/IJHPSA.2015.072846","article-title":"A novel low-energy CNFET-based full adder cell using pass-transistor logic","volume":"5","author":"Mehrabani","year":"2015","journal-title":"Int. J. High Perform. Syst. Architect."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102684_bib54","doi-asserted-by":"crossref","first-page":"3186","DOI":"10.1109\/TED.2007.909030","article-title":"A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part I: model of the intrinsic channel region","volume":"54","author":"Deng","year":"2007","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102684_bib55","doi-asserted-by":"crossref","first-page":"3195","DOI":"10.1109\/TED.2007.909043","article-title":"A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: full device model and circuit performance benchmarking","volume":"54","author":"Deng","year":"2007","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2026.102684_bib56","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/TNANO.2020.3049087","article-title":"An efficient ultra-low-power and superior performance design of ternary half adder using CNFET and gate-overlap TFET devices","volume":"20","author":"Vidhyadharan","year":"2021","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"7","key":"10.1016\/j.vlsi.2026.102684_bib57","doi-asserted-by":"crossref","DOI":"10.1088\/1674-4926\/35\/7\/075001","article-title":"MOSFET-like CNFET based logic gate library for low-power application: a comparative study","volume":"35","author":"Sankar","year":"2014","journal-title":"J. Semiconduct."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102684_bib58","first-page":"2365","article-title":"CNTFET modeling and reconfigurable logic-circuit design","volume":"54","author":"O'Connor","year":"2007","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102684_bib59","first-page":"2391","article-title":"Carbon nanotube electronics: design of high-performance and low-power digital circuits","volume":"54","author":"Raychowdhury","year":"2007","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"issue":"9","key":"10.1016\/j.vlsi.2026.102684_bib60","doi-asserted-by":"crossref","first-page":"1023","DOI":"10.1109\/43.863642","article-title":"Analysis and future trend of short-circuit power","volume":"19","author":"Nose","year":"2000","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"key":"10.1016\/j.vlsi.2026.102684_bib61","series-title":"27th International Conference on Microelectronics Proceedings","first-page":"295","article-title":"Power reduction and technology mapping of digital circuits using AND-inverter graphs","author":"Mehrotra","year":"2010"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib62","first-page":"1","article-title":"A survey of techniques for approximate computing","volume":"48","author":"Mittal","year":"2016","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.vlsi.2026.102684_bib63","series-title":"IEEE International Conference on Rebooting Computing (ICRC), San Diego, CA, USA","first-page":"1","article-title":"Approximate computing: challenges and opportunities","author":"Agrawal","year":"2016"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib64","doi-asserted-by":"crossref","first-page":"758","DOI":"10.1109\/JETCAS.2018.2852701","article-title":"A hybrid approximate computing approach for associative In-Memory processors","volume":"8","author":"Yant\u0131r","year":"2018","journal-title":"IEEE J. Emerg. Select. Top. Circ. Syst."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib65","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/TC.2014.2308214","article-title":"Design and analysis of approximate compressors for multiplication","volume":"64","author":"Momeni","year":"2015","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib66","doi-asserted-by":"crossref","first-page":"1352","DOI":"10.1109\/TVLSI.2016.2643003","article-title":"Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers","volume":"25","author":"Akbari","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102684_bib67","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1108\/CW-01-2019-0009","article-title":"A Low-PDAP and High-PSNR approximate 4:2 compressor cell in CNFET technology","volume":"45","author":"Safaei Mehrabani","year":"2019","journal-title":"Circ. World"},{"issue":"8","key":"10.1016\/j.vlsi.2026.102684_bib68","doi-asserted-by":"crossref","first-page":"1288","DOI":"10.1080\/00207217.2020.1858973","article-title":"Low-power and high-speed approximate 4:2 compressors for image multiplication applications in CNFETs","volume":"108","author":"Rostami","year":"2021","journal-title":"Int. J. Electron."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102684_bib69","doi-asserted-by":"crossref","first-page":"6749","DOI":"10.1007\/s00034-023-02418-y","article-title":"Designing of an 8\u00d78 multiplier with new inexact 4:2 compressors for image processing applications","volume":"42","author":"Rahmani","year":"2023","journal-title":"Circ. Syst. Signal Process."},{"key":"10.1016\/j.vlsi.2026.102684_bib70","series-title":"IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI), Gwalior, India","first-page":"1","article-title":"FinFET based design of an energy efficient 4:2 approximate compressor","author":"Abhinav","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102684_bib71","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2023.102084","article-title":"Efficient and low-cost approximate multipliers for image processing applications","volume":"94","author":"Rashidi","year":"2024","journal-title":"Integration"},{"issue":"9","key":"10.1016\/j.vlsi.2026.102684_bib72","article-title":"High-speed, high-frequency and Low-PDP, CNFET full adder cells","volume":"24","author":"Safaei Mehrabani","year":"2015","journal-title":"J. Circ. Syst. Comput."},{"key":"10.1016\/j.vlsi.2026.102684_bib73","series-title":"IEEE\/ACM International Conference on Computer Aided Design (ICCAD), San Jose, CA, USA","first-page":"141","article-title":"Subthreshold leakage modeling and reduction techniques","author":"Kao","year":"2002"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib74","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/5.371964","article-title":"Minimizing power consumption in digital CMOS circuits","volume":"83","author":"Chandrakasan","year":"1995","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.vlsi.2026.102684_bib75","series-title":"Proceedings of Euromicro Symposium on Digital System Design, Belek-Antalya","first-page":"378","article-title":"Temperature influence on power consumption and time delay","author":"Golda","year":"2003"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib76","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/TNANO.2009.2028343","article-title":"Modeling SWCNT bandgap and effective mass variation using a monte Carlo approach","volume":"9","author":"El Shabrawy","year":"2010","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102684_bib77","doi-asserted-by":"crossref","first-page":"176","DOI":"10.1016\/j.vlsi.2010.01.003","article-title":"Design and analysis of a 32 nm PVT tolerant CMOS SRAM cell for low leakage and high stability","volume":"43","author":"Lin","year":"2010","journal-title":"Integration"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102684_bib78","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1504\/IJHPSA.2017.083644","article-title":"A novel high-performance and reliable multi-threshold CNFET full adder cell design","volume":"7","author":"Safaei Mehrabani","year":"2017","journal-title":"Int. J. High Perform. Syst. Architect."},{"key":"10.1016\/j.vlsi.2026.102684_bib79","series-title":"Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Grenoble France","first-page":"281","article-title":"Energy-aware probabilistic multiplier: design and analysis","author":"Lau","year":"2009"},{"issue":"10","key":"10.1016\/j.vlsi.2026.102684_bib80","first-page":"574","article-title":"On parallel digital multipliers","volume":"45","author":"Dadda","year":"1976","journal-title":"Alta Freq."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102684_bib82","doi-asserted-by":"crossref","first-page":"600","DOI":"10.1109\/TIP.2003.819861","article-title":"Image quality assessment: from error visibility to structural similarity","volume":"13","author":"Wang","year":"2004","journal-title":"IEEE Trans. Image Process."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102684_bib83","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1007\/s00542-016-3164-0","article-title":"Error-tolerability enhancement via bit inversion and median filtering for single-bit errors in image processing circuits","volume":"24","author":"Hsieh","year":"2018","journal-title":"Microsyst. Technol."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000398?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000398?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T05:35:15Z","timestamp":1772084115000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000398"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":82,"alternative-id":["S0167926026000398"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102684","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A low-power, energy-efficient, and highly-accurate approximate compressor design for arithmetic circuits","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102684","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102684"}}