{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,2]],"date-time":"2026-03-02T22:15:34Z","timestamp":1772489734607,"version":"3.50.1"},"reference-count":36,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102697","type":"journal-article","created":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T17:07:27Z","timestamp":1772125647000},"page":"102697","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Error prediction in approximate multiplier using regression and feature expansion method"],"prefix":"10.1016","volume":"109","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5817-2313","authenticated-orcid":false,"given":"Anuraj","family":"V.","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5235-2620","authenticated-orcid":false,"given":"Dhandapani","family":"Vaithiyanathan","sequence":"additional","affiliation":[]},{"given":"Nitin","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"10","key":"10.1016\/j.vlsi.2026.102697_b1","first-page":"4652","article-title":"Layer-wise mixed-modes CNN processing architecture with double-stationary dataflow and dimension-reshape strategy","volume":"71","author":"Liu","year":"2024","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102697_b2","doi-asserted-by":"crossref","first-page":"4412","DOI":"10.1109\/TCAD.2024.3395984","article-title":"Timing error tolerant CNN accelerator with layerwise approximate multiplication","volume":"43","author":"Liu","year":"2024","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102697_b3","first-page":"854","article-title":"Design and analysis of energy efficient approximate multipliers for image processing and deep neural network","volume":"72","author":"Kumari","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102697_b4","doi-asserted-by":"crossref","first-page":"2012","DOI":"10.1109\/TVLSI.2024.3445108","article-title":"HPR-Mul: An area and energy-efficient high-precision redundancy multiplier by approximate computing","volume":"32","author":"Vafaei","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102697_b5","doi-asserted-by":"crossref","first-page":"136054","DOI":"10.1109\/ACCESS.2024.3463182","article-title":"Approximate full-adders: a comprehensive analysis","volume":"12","author":"Napoli","year":"2024","journal-title":"IEEE Access"},{"issue":"5","key":"10.1016\/j.vlsi.2026.102697_b6","first-page":"1714","article-title":"Area efficient approximate 4\u20132 compressor and probability-based error adjustment for approximate multiplier","volume":"70","author":"Zhang","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102697_b7","first-page":"1649","article-title":"Two efficient approximate unsigned multipliers by developing new configuration for approximate 4:2 compressors","volume":"70","author":"Sayadi","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102697_b8","first-page":"776","article-title":"An ultra-efficient approximate multiplier with error compensation for error-resilient applications","volume":"70","author":"Sabetzadeh","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"10","key":"10.1016\/j.vlsi.2026.102697_b9","doi-asserted-by":"crossref","first-page":"1771","DOI":"10.1109\/TVLSI.2021.3104145","article-title":"Design and analysis of approximate 4\u20132 compressors for high-accuracy multipliers","volume":"29","author":"Kong","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102697_b10","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1109\/LES.2023.3280199","article-title":"Energy-efficient approximate multiplier design with lesser error rate using the probability-based approximate 4:2 compressor","volume":"16","author":"Krishna","year":"2024","journal-title":"IEEE Embed. Syst. Lett."},{"key":"10.1016\/j.vlsi.2026.102697_b11","doi-asserted-by":"crossref","first-page":"2587","DOI":"10.1049\/iet-ipr.2019.0580","article-title":"Area-efficient parallel adder with faithful approximation for image and signal processing applications","volume":"13","author":"Palanisamy","year":"2019","journal-title":"IET Image Process."},{"key":"10.1016\/j.vlsi.2026.102697_b12","doi-asserted-by":"crossref","first-page":"136054","DOI":"10.1109\/ACCESS.2024.3463182","article-title":"Approximate full-adders: a comprehensive analysis","volume":"12","author":"Napoli","year":"2024","journal-title":"IEEE Access"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102697_b13","doi-asserted-by":"crossref","DOI":"10.1587\/elex.16.20190043","article-title":"High-performance approximate half and full adder cells using NAND logic gate","volume":"16","author":"Waris","year":"2019","journal-title":"IEICE Electron. Express","ISSN":"https:\/\/id.crossref.org\/issn\/1349-2543","issn-type":"print"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102697_b14","first-page":"852","article-title":"Lsac: a low-power adder tree for digital computingin-memory by sparsity and approximate circuits co-design","volume":"71","author":"He","year":"2024","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.vlsi.2026.102697_b15","doi-asserted-by":"crossref","unstructured":"Y. Guo, H. Sun, S. Kimura, Design of Power and Area Efficient Lower-Part-OR Approximate Multiplier, in: TENCON 2018 - 2018 IEEE Region 10 Conference, Jeju, Korea (South), 2018, pp. 2110\u20132115, http:\/\/dx.doi.org\/10.1109\/TENCON.2018.8650108.","DOI":"10.1109\/TENCON.2018.8650108"},{"key":"10.1016\/j.vlsi.2026.102697_b16","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102462","article-title":"Design and analysis of faithful parallel mean filter using approximate adders and 4: 2 compressors for low-power VLSI architectures","author":"Vijeyakumar","year":"2025","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102697_b17","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2020.103237","article-title":"High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications","volume":"78","author":"Jothin","year":"2020","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.vlsi.2026.102697_b18","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1007\/s10836-016-5587-z","article-title":"High performance significance approximation error tolerance adder for image processing applications","volume":"32","author":"Jothin","year":"2016","journal-title":"J. Electron. Test."},{"key":"10.1016\/j.vlsi.2026.102697_b19","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1007\/s10836-017-5680-y","article-title":"High speed error tolerant adder for multimedia applications","volume":"33","author":"Geetha","year":"2017","journal-title":"J. Electron. Test."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102697_b20","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1080\/03772063.2018.1535920","article-title":"High performance error tolerant adders for image processing applications","volume":"67","author":"Jothin","year":"2018","journal-title":"IETE J. Res."},{"key":"10.1016\/j.vlsi.2026.102697_b21","doi-asserted-by":"crossref","unstructured":"A. Rampeesa, P. Akhila, M. Irfan, S. Rebelli, L.R. Thoutam, J. Ajayan, \u201cDesign of Low Power 4-Bit Baugh-Wooley Multiplier using 1-Bit Mirror and Approximate Full Adders, in: 2022 2nd Asian Conference on Innovation in Technology, ASIANCON, Ravet, India, 2022, pp. 1\u20134, http:\/\/dx.doi.org\/10.1109\/ASIANCON55314.2022.9908919.","DOI":"10.1109\/ASIANCON55314.2022.9908919"},{"key":"10.1016\/j.vlsi.2026.102697_b22","doi-asserted-by":"crossref","unstructured":"N. Kumar M., R.S. Adithyaa, B. Kumar D., T. Pavithra, Design Analysis of Wallace Tree based Multiplier using Approximate Full Adder and Kogge Stone Adder, in: 2020 6th International Conference on Advanced Computing and Communication Systems, ICACCS, Coimbatore, India, 2020, pp. 612\u2013616, http:\/\/dx.doi.org\/10.1109\/ICACCS48705.2020.9074336.","DOI":"10.1109\/ICACCS48705.2020.9074336"},{"key":"10.1016\/j.vlsi.2026.102697_b23","doi-asserted-by":"crossref","unstructured":"C. Liu, J. Han, F. Lombardi, A low-power, high-performance approximate multiplier with configurable partial error recovery, in: 2014 Design, Automation & Test in Europe Conference & Exhibition, DATE, Dresden, Germany, 2014, pp. 1\u20134, http:\/\/dx.doi.org\/10.7873\/DATE.2014.108.","DOI":"10.7873\/DATE2014.108"},{"key":"10.1016\/j.vlsi.2026.102697_b24","doi-asserted-by":"crossref","unstructured":"P. Lagidi, A. Iswarya, G. Rajesh, A. S. Keerthi Nayani, Design of 16-Bit and 32-Bit Approximate Full Adder Using Majority Logic, in: 2021 2nd Global Conference for Advancement in Technology, GCAT, Bangalore, India, 2021, pp. 1\u20135, http:\/\/dx.doi.org\/10.1109\/GCAT52182.2021.9587782.","DOI":"10.1109\/GCAT52182.2021.9587782"},{"key":"10.1016\/j.vlsi.2026.102697_b25","doi-asserted-by":"crossref","unstructured":"M. Ramasamy, G. Narmadha, S. Deivasigamani, Carry based approximate full adder for low power approximate computing, in: 2019 7th International Conference on Smart Computing & Communications, ICSCC, Sarawak, Malaysia, 2019, pp. 1\u20134, http:\/\/dx.doi.org\/10.1109\/ICSCC.2019.8843644.","DOI":"10.1109\/ICSCC.2019.8843644"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102697_b26","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/TETC.2019.2929100","article-title":"Design and analysis of majority logic-based approximate adders and multipliers","volume":"9","author":"Liu","year":"2021","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"10.1016\/j.vlsi.2026.102697_b27","doi-asserted-by":"crossref","first-page":"2373","DOI":"10.1002\/cta.3074","article-title":"An error efficient and low complexity approximate multi-bit adder for image processing applications","volume":"49","author":"Priyadharshni","year":"2021","journal-title":"Int. J. Circ. Theor. Appl."},{"key":"10.1016\/j.vlsi.2026.102697_b28","series-title":"2022 IEEE Region 10 Symposium (TENSYMP)","first-page":"1","article-title":"Low power dadda multiplier using approximate almost full adder and majority logic based adder compressors","author":"Pathak","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102697_b29","doi-asserted-by":"crossref","unstructured":"B. Sudheshna, C. Vudadha, P. Wali, G.K. Kamath, An Approximate Full-Adder to Eliminate Carry Propagation in Lower Significant Stage of a Multi-Digit Adder, in: 2023 International Conference on Computer, Electronics & Electrical Engineering & their Applications, IC2E3, Srinagar Garhwal, India, 2023, pp. 1\u20136, http:\/\/dx.doi.org\/10.1109\/IC2E357697.2023.10262637.","DOI":"10.1109\/IC2E357697.2023.10262637"},{"key":"10.1016\/j.vlsi.2026.102697_b30","doi-asserted-by":"crossref","unstructured":"K. Singh, S.V. Puligilla, H. Ramesh, A. Lnu, H. El-Razouk, Efficient Designs for the 8-Bit Approximate Fixed Point Multiplication, in: 2024 IEEE 14th Annual Computing and Communication Workshop and Conference, CCWC, Las Vegas, NV, USA, 2024, pp. 0336\u20130344, http:\/\/dx.doi.org\/10.1109\/CCWC60891.2024.10427674.","DOI":"10.1109\/CCWC60891.2024.10427674"},{"key":"10.1016\/j.vlsi.2026.102697_b31","doi-asserted-by":"crossref","unstructured":"L.S. Koneru, Y. Pallavi, P. Kodali, A Novel Design of Power-Efficient and Accurate Approximate Multiplier using Approximate Compressors and Approximate Adders, in: 2025 International Conference on Computational Robotics, Testing and Engineering Evaluation, ICCRTEE, Virudhunagar, India, 2025, pp. 1\u20136, http:\/\/dx.doi.org\/10.1109\/ICCRTEE64519.2025.11053053.","DOI":"10.1109\/ICCRTEE64519.2025.11053053"},{"key":"10.1016\/j.vlsi.2026.102697_b32","doi-asserted-by":"crossref","unstructured":"D. Karthikeya, P.R. Teja Sree, G. Prasad Mishra, 8-Bit Approximate Multiplier using Approximate Full Adder, in: 2025 Devices for Integrated Circuit, DevIC, Kalyani, India, 2025, pp. 627\u2013630, http:\/\/dx.doi.org\/10.1109\/DevIC63749.2025.11012648.","DOI":"10.1109\/DevIC63749.2025.11012648"},{"key":"10.1016\/j.vlsi.2026.102697_b33","article-title":"LAHAF: Low-power, area-efficient, and high-performance approximate full adder based on static CMOS","volume":"30","author":"Fatemieh","year":"2021","journal-title":"Sustain. Comput.: Inform. Syst."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102697_b34","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1109\/LES.2024.3395900","article-title":"A multiplier-free discrete cosine transform architecture using approximate full adder and subtractor","volume":"16","author":"Esmaeili","year":"2024","journal-title":"IEEE Embed. Syst. Lett."},{"key":"10.1016\/j.vlsi.2026.102697_b35","series-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, Switzerland","first-page":"258","article-title":"EvoApprox8b:Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods","author":"Mrazek","year":"2017"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102697_b36","first-page":"4840","article-title":"Carry disregard approximate multipliers","volume":"70","author":"Amirafshar","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000520?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000520?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,3,2]],"date-time":"2026-03-02T21:04:25Z","timestamp":1772485465000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000520"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":36,"alternative-id":["S0167926026000520"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102697","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Error prediction in approximate multiplier using regression and feature expansion method","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102697","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102697"}}