{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T23:03:01Z","timestamp":1774047781206,"version":"3.50.1"},"reference-count":15,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100003725","name":"NRF","doi-asserted-by":"publisher","award":["RS-2024-00401234"],"award-info":[{"award-number":["RS-2024-00401234"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"NRF","doi-asserted-by":"publisher","award":["RS-2024-00441473"],"award-info":[{"award-number":["RS-2024-00441473"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"NRF","doi-asserted-by":"publisher","award":["RS-2025-12872969"],"award-info":[{"award-number":["RS-2025-12872969"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"NRF","doi-asserted-by":"publisher","award":["RS-2024-00406006"],"award-info":[{"award-number":["RS-2024-00406006"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102698","type":"journal-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T08:00:19Z","timestamp":1773129619000},"page":"102698","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["On-chip SRAM macro with 0.45\u03bcW\/Mbit-leakage data retention using simultaneous control of source-line and body-line biasing"],"prefix":"10.1016","volume":"109","author":[{"given":"Hyejin","family":"Jo","sequence":"first","affiliation":[]},{"given":"Jaesung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Dai","family":"Yun","sequence":"additional","affiliation":[]},{"given":"Jihwan","family":"Mun","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1518-7037","authenticated-orcid":false,"given":"Kyeong-Sik","family":"Min","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102698_bib1","series-title":"2024 IEEE 67th Int. Midwest Symp. Circuits Syst.","first-page":"442","article-title":"CMOS-Memristor hybrid design of A neuromorphic crossbar array with integrated inference and training","author":"Johari","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102698_bib2","series-title":"2024 IEEE Int. Symp. Defect Fault Toler. VLSI Nanotechnol. Syst.","first-page":"1","article-title":"Towards biology-inspired fault tolerance of neuromorphic hardware for space applications","author":"Matinizadeh","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102698_bib3","series-title":"2025 IEEE 5th Int. Conf. Electron. Technol. Commun. Inf.","first-page":"1519","article-title":"Low-Leakage 8T SRAM based on body effect and power gating technique","author":"Huang","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102698_bib4","series-title":"2024 Int. Conf. Recent Adv. Electr. Electron. Ubiquitous Commun. Comput. Intell.","article-title":"Comparison of techniques for reducing leakage current in SRAM : a study of gated V DD , MTCMOS , and clamping diode techniques","author":"Aich","year":"2024"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102698_bib5","first-page":"1","article-title":"Design of enhanced reversible 9T SRAM design for the reduction in Sub-threshold leakage current with14nm","volume":"28","author":"Singh","year":"2023","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.vlsi.2026.102698_bib6","article-title":"A low power Schmitt-trigger driven 10T SRAM cell for high speed applications","volume":"97","author":"Soni","year":"2023","journal-title":"Integration"},{"issue":"December 2023","key":"10.1016\/j.vlsi.2026.102698_bib7","article-title":"A FinFET-based low-power, stable 8T SRAM cell with high yield","volume":"175","author":"Mani","year":"2024","journal-title":"AEUE - Int. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102698_bib8","first-page":"324","article-title":"A 1.1GHz 12\u03bcA\/Mb-leakage SRAM design in 65nm ultra-low-power CMOS with integrated leakage reduction for mobile applications","author":"Wang","year":"2007","journal-title":"Dig. Tech. Pap. - IEEE Int. Solid-State Circuits Conf."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102698_bib9","first-page":"186","article-title":"A 300MHz 25\u03bcA\/Mb leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor","volume":"47","author":"Yamaoka","year":"2004","journal-title":"Dig. Tech. Pap. - IEEE Int. Solid-State Circuits Conf."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102698_bib10","doi-asserted-by":"crossref","first-page":"760","DOI":"10.1093\/ietele\/e88-c.4.760","article-title":"Electronic circuits-row-by-row dynamic source-line voltage control (RRDSV) scheme for two orders of magnitude leakage current reduction of Sub-1-V-VDD SRAM's","volume":"88","author":"Min","year":"2005","journal-title":"IEICE Trans. Electron."},{"key":"10.1016\/j.vlsi.2026.102698_bib11","series-title":"2017 IEEE Int. Symp. Nanoelectron. Inf. Syst.","first-page":"215","article-title":"Leakage reduction in DT8T SRAM cell using body biasing technique","author":"Suthar","year":"2017"},{"issue":"2019","key":"10.1016\/j.vlsi.2026.102698_bib12","doi-asserted-by":"crossref","first-page":"1469","DOI":"10.1016\/j.procs.2020.04.157","article-title":"Low leakage SRAM cell with improved stability for IoT applications","volume":"171","author":"Duari","year":"2020","journal-title":"Procedia Comput. Sci."},{"key":"10.1016\/j.vlsi.2026.102698_bib13","first-page":"261","article-title":"A 0.6V retention VMIN ultra-low leakage high density 6T SRAM in 40nm CMOS technology using adaptive source bias","volume":"2018-Janua","author":"Kumar","year":"2018","journal-title":"Proc. IEEE Int. Conf. VLSI Des."},{"key":"10.1016\/j.vlsi.2026.102698_bib14","first-page":"216","article-title":"40nm ultra-low leakage SRAM with embedded sub-threshold analog closed loop system for efficient source biasing of the memory array in retention mode","author":"Dhori","year":"2022","journal-title":"Proc. IEEE Int. Conf. VLSI Des."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102698_bib15","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/JSSC.2016.2517133","article-title":"A constant energy-per-cycle ring oscillator over a wide frequency range for wireless sensor nodes","volume":"51","author":"Lee","year":"2016","journal-title":"IEEE J. Solid State Circ."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000532?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000532?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T21:51:54Z","timestamp":1774043514000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000532"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":15,"alternative-id":["S0167926026000532"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102698","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"On-chip SRAM macro with 0.45\u03bcW\/Mbit-leakage data retention using simultaneous control of source-line and body-line biasing","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102698","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102698"}}