{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T06:31:56Z","timestamp":1773988316438,"version":"3.50.1"},"reference-count":45,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102718","type":"journal-article","created":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:25:32Z","timestamp":1773825932000},"page":"102718","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A bit-interleaved SRAM with switching power rails write-assist and decoupled read for power-efficient systems"],"prefix":"10.1016","volume":"109","author":[{"given":"G.","family":"Ramesh","sequence":"first","affiliation":[]},{"given":"T.","family":"Venkatakrishnamoorthy","sequence":"additional","affiliation":[]},{"given":"Madhusudhana Reddy","family":"Barusu","sequence":"additional","affiliation":[]},{"given":"M.K.","family":"Linga Murthy","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1031-599X","authenticated-orcid":false,"given":"Shaik Javid","family":"Basha","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Mallikarjuna Rao","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102718_bib1","doi-asserted-by":"crossref","first-page":"1993","DOI":"10.3390\/healthcare10101993","article-title":"IoT-based healthcare-monitoring system towards improving quality of life: a review","author":"Abdulmalek","year":"2022","journal-title":"Healthcare"},{"key":"10.1016\/j.vlsi.2026.102718_bib2","article-title":"Design analysis of a low-power, high-speed 8 T SRAM cell using dual-threshold CNTFETs","volume":"99","author":"ul Haq","year":"2024","journal-title":"Phys. Scri."},{"key":"10.1016\/j.vlsi.2026.102718_bib3","series-title":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","first-page":"1","article-title":"Towards biology-inspired fault tolerance of neuromorphic hardware for space applications","author":"Matinizadeh","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102718_bib4","series-title":"2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)","first-page":"442","article-title":"CMOS-memristor hybrid design of a neuromorphic crossbar array with integrated inference and training","author":"Johari","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102718_bib5","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1080\/00207217.2021.1908614","article-title":"A read-disturb-free and write-ability enhanced 9T SRAM with data-aware write operation","volume":"109","author":"Lv","year":"2022","journal-title":"Int. J. Electron."},{"key":"10.1016\/j.vlsi.2026.102718_bib6","doi-asserted-by":"crossref","DOI":"10.1088\/1402-4896\/ad24a8","article-title":"A CNTFET based stable, single-ended 7T SRAM cell with improved write operation","volume":"99","author":"Sachdeva","year":"2024","journal-title":"Phys. Scri."},{"key":"10.1016\/j.vlsi.2026.102718_bib7","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2025.155884","article-title":"A stable, low-power SRAM cell with half-select immunity in CNTFET technology","author":"Haq","year":"2025","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib8","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2024.155642","article-title":"Design and parametric characterization of CNTFET based stable static random access memory bit-cell for low-power applications","volume":"190","author":"Yadav","year":"2025","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib9","article-title":"A novel low-energy half-select-free 9T SRAM cell based on CNTFETs with enhanced write performance","volume":"190","author":"Nemati","year":"2025","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib10","doi-asserted-by":"crossref","DOI":"10.1088\/1402-4896\/ad094d","article-title":"Characterisation of graphene nano-ribbon field effect transistor and design of high performance PPN 12T GNRFET full adder","volume":"98","author":"Elangovan","year":"2023","journal-title":"Phys. Scri."},{"key":"10.1016\/j.vlsi.2026.102718_bib11","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2023.154565","article-title":"A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time","volume":"162","author":"Sachdeva","year":"2023","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib12","first-page":"2037","article-title":"Energy-efficient single-ended read\/write 10t near-threshold sram","volume":"70","author":"Abbasian","year":"2023","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"10.1016\/j.vlsi.2026.102718_bib13","first-page":"5195","article-title":"A highly stable low-energy 10T SRAM for near-threshold operation","volume":"69","author":"Abbasian","year":"2022","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"10.1016\/j.vlsi.2026.102718_bib14","doi-asserted-by":"crossref","first-page":"2344","DOI":"10.1109\/TVLSI.2019.2919104","article-title":"A half-select disturb-free 11T SRAM cell with built-in write\/read-assist scheme for ultralow-voltage operations","volume":"27","author":"He","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2026.102718_bib15","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2020.104703","article-title":"A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability","volume":"97","author":"Sharma","year":"2020","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102718_bib16","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2025.155847","article-title":"A novel low-power and stable 10 CNFET SRAM cell with differential write and single-ended decoupled read operations","author":"Jali","year":"2025","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib17","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1080\/00207217.2022.2148289","article-title":"Low leakage, differential read scheme CNTFET based 9T SRAM cells for low power applications","volume":"111","author":"Valluri","year":"2024","journal-title":"Int. J. Electron."},{"key":"10.1016\/j.vlsi.2026.102718_bib18","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/acd7a1","article-title":"CNTFET-based data independent power efficient and robust 8T SRAM cell","volume":"12","author":"Yalla","year":"2023","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"10.1016\/j.vlsi.2026.102718_bib19","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2022.154308","article-title":"Design of high stability, low power and high speed 12 T SRAM cell in 32-nm CNTFET technology","volume":"154","author":"Mani","year":"2022","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib20","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2023.154669","article-title":"A novel CNTFET based Schmitt-trigger read decoupled 12T SRAM cell with high speed, low power, and high Ion\/Ioff ratio","volume":"167","author":"Soni","year":"2023","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib21","doi-asserted-by":"crossref","first-page":"2562","DOI":"10.1007\/s00034-024-02922-9","article-title":"A Variation-tolerant, stable, low-power 6T SRAM cell in 32-nm CNTFET technology","volume":"44","author":"Mani","year":"2025","journal-title":"Circ. Syst. Signal Process."},{"key":"10.1016\/j.vlsi.2026.102718_bib22","article-title":"A resilient, high-performance, low-power 11T CNTFET SRAM cell for IoT implementations","volume":"100","author":"Jayanthi","year":"2025","journal-title":"Phys. Scri."},{"key":"10.1016\/j.vlsi.2026.102718_bib23","doi-asserted-by":"crossref","DOI":"10.1002\/jnm.70049","article-title":"One\u2010sided schmitt trigger\u2010based 11T carbon nanotube field effect transistor\u2014based static random\u2010access memory cell for modern IoT embedded devices at 32 nm technology","volume":"38","author":"Jayanthi","year":"2025","journal-title":"Int. J. Numer. Model. Electron. Network. Dev. Field."},{"key":"10.1016\/j.vlsi.2026.102718_bib24","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/accb67","article-title":"A cntfet based bit-line powered stable sram design for low power applications","volume":"12","author":"Sachdeva","year":"2023","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"10.1016\/j.vlsi.2026.102718_bib25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3524061","article-title":"A novel highly-efficient inexact full adder cell for motion and edge detection systems of image processing in cnfet technology","volume":"18","author":"Mehrabani","year":"2022","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"key":"10.1016\/j.vlsi.2026.102718_bib26","series-title":"2024 IEEE 5th India Council International Subsections Conference (INDISCON)","first-page":"1","article-title":"Comparative analysis of SRAM cells with CMOS and CNTFET technology","author":"Sharma","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102718_bib27","article-title":"Nanoscale 9T SRAM circuit for enhanced performance in digital and mixed-signal applications","author":"Zhang","year":"2025","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib28","doi-asserted-by":"crossref","first-page":"166222","DOI":"10.1109\/ACCESS.2025.3611787","article-title":"A CNTFET-Based 10T static memory design immune to read and half-select disturbs for low-power wearable biomedical systems","volume":"13","author":"ul Haq","year":"2025","journal-title":"IEEE Access,"},{"key":"10.1016\/j.vlsi.2026.102718_bib29","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2025.155821","article-title":"A FinFET based single bit-line feedback cutting Low Power 11T SRAM cell for LPWAN applications","author":"Srivastav","year":"2025","journal-title":"AEU-Internat. J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib30","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1007\/s00034-024-02858-0","article-title":"One-sided schmitt-trigger-based low power read decoupled 11T CNTFET SRAM with improved stability","volume":"44","author":"Elangovan","year":"2025","journal-title":"Circ. Syst. Signal Process."},{"key":"10.1016\/j.vlsi.2026.102718_bib31","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102537","article-title":"Design of a SRAM memory cell with enhanced stability and variability for embedded biomedical applications","author":"Soni","year":"2025","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102718_bib32","doi-asserted-by":"crossref","DOI":"10.1088\/2631-8695\/ade5ea","article-title":"High reliable fast write with boosted word line low Leakage power and energy efficient 12T SRAM cell","volume":"7","author":"Sharma","year":"2025","journal-title":"Eng. Res. Express,"},{"key":"10.1016\/j.vlsi.2026.102718_bib33","doi-asserted-by":"crossref","first-page":"1628","DOI":"10.1109\/JSSC.2017.2661838","article-title":"A 23-mW face recognition processor with mostly-read 5T memory in 40-nm CMOS","volume":"52","author":"Jeon","year":"2017","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2026.102718_bib34","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2024.155245","article-title":"Design of power efficient and reliable hybrid inverter approach based 11 T SRAM design using GNRFET technology","volume":"177","author":"Elangovan","year":"2024","journal-title":"AEU-Internat J. Electron. Commun."},{"key":"10.1016\/j.vlsi.2026.102718_bib35","series-title":"2015 28th IEEE International system-on-chip Conference (SOCC)","first-page":"362","article-title":"Timing-driven placement for carbon nanotube circuits","author":"Wang","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102718_bib36","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/TVLSI.2022.3146064","article-title":"Carbon nanotube SRAM in 5-nm technology node design, optimization, and performance evaluation\u2014part II: CNT interconnect optimization","volume":"30","author":"Chen","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2026.102718_bib37","doi-asserted-by":"crossref","DOI":"10.1088\/2631-8695\/adfeb5","article-title":"Comparative evaluation of robust low-power SRAM architectures","volume":"7","author":"Abbasian","year":"2025","journal-title":"Eng. Res. Express,"},{"key":"10.1016\/j.vlsi.2026.102718_bib38","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105427","article-title":"Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM","volume":"123","author":"Abbasian","year":"2022","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102718_bib39","article-title":"Innovative 8T SRAM design: achieving ultra-low power and high stability with CNTFET technology","author":"Liu","year":"2025","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"10.1016\/j.vlsi.2026.102718_bib41","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1002\/cta.3408","article-title":"One\u2010sided 10T static\u2010random access memory cell for energy\u2010efficient and noise\u2010immune internet of things applications","volume":"51","author":"Darabi","year":"2023","journal-title":"Int. J. Circ. Theor. Appl."},{"key":"10.1016\/j.vlsi.2026.102718_bib42","first-page":"1","article-title":"A physical design tool for carbon nanotube field-effect transistor circuits","volume":"8","author":"Huang","year":"2012","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"key":"10.1016\/j.vlsi.2026.102718_bib43","series-title":"2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)","first-page":"1","article-title":"A CAD tool for design and analysis of CNFET circuits","author":"Huang","year":"2010"},{"key":"10.1016\/j.vlsi.2026.102718_bib44","doi-asserted-by":"crossref","first-page":"1228","DOI":"10.1109\/JSSC.2025.3582974","article-title":"A high-density low-leakage and low-power fully voltage-stacked SRAM for IoT application","volume":"61","author":"Kim","year":"2025","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.vlsi.2026.102718_bib45","first-page":"2438","article-title":"A 32 kb 0.35\u20131.2 V, 50 MHz\u20132.5 GHz bit-interleaved SRAM with 8 T SRAM cell and data dependent write assist in 28-nm UTBB-FDSOI CMOS","volume":"64","author":"Grover","year":"2017","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"10.1016\/j.vlsi.2026.102718_bib46","doi-asserted-by":"crossref","DOI":"10.3390\/app142310924","article-title":"Low-Power 8T SRAM compute-in-memory macro for edge AI processors","volume":"14","author":"Shin","year":"2024","journal-title":"Appl. Sci."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000738?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000738?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T04:51:53Z","timestamp":1773982313000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000738"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":45,"alternative-id":["S0167926026000738"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102718","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A bit-interleaved SRAM with switching power rails write-assist and decoupled read for power-efficient systems","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102718","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102718"}}