{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:57:32Z","timestamp":1781632652865,"version":"3.54.5"},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100004147","name":"Tsinghua University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004147","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704049"],"award-info":[{"award-number":["61704049"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["32372933"],"award-info":[{"award-number":["32372933"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102719","type":"journal-article","created":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T17:40:24Z","timestamp":1773942024000},"page":"102719","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Thermal optimization of analog ICs via transistor-array placement"],"prefix":"10.1016","volume":"109","author":[{"given":"Longtao","family":"Jia","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhihui","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingduan","family":"Meng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingyu","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6776-1988","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"5s","key":"10.1016\/j.vlsi.2026.102719_b1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3126567","article-title":"Power-temperature stability and safety analysis for multiprocessor systems","volume":"16","author":"Bhat","year":"2017","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"9","key":"10.1016\/j.vlsi.2026.102719_b2","doi-asserted-by":"crossref","first-page":"3633","DOI":"10.1109\/TED.2018.2853713","article-title":"Analytical multistage thermal model for FEOL reliability considering self-and mutual-heating","volume":"65","author":"Chen","year":"2018","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.vlsi.2026.102719_b3","doi-asserted-by":"crossref","unstructured":"Yuan Xie, Zhigang Hu, Tutorial 1 thermal-aware design techniques for nanometer VLSI chip, in: 2005 6th International Conference on ASIC, IEEE.","DOI":"10.1109\/ICASIC.2005.1611232"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102719_b4","first-page":"189","article-title":"A temperature-aware fpga placement based on vertical diffusion","volume":"29","author":"Junying","year":"2017","journal-title":"J. Comput.-Aided Des. Comput. Graph."},{"key":"10.1016\/j.vlsi.2026.102719_b5","series-title":"2016 International Symposium on VLSI Design, Automation and Test","article-title":"ThermPL: Thermal-aware placement based on thermal contribution and locality","author":"Song","year":"2016"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102719_b6","doi-asserted-by":"crossref","first-page":"5063","DOI":"10.1109\/TPEL.2018.2870346","article-title":"PowerSynth: A power module layout generation tool","volume":"34","author":"Evans","year":"2019","journal-title":"IEEE Trans. Power Electron."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102719_b7","doi-asserted-by":"crossref","DOI":"10.1088\/1674-1056\/27\/10\/108101","article-title":"Efficient thermal analysis method for large scale compound semiconductor integrated circuits based on heterojunction bipolar transistor","volume":"27","author":"Yang","year":"2018","journal-title":"Chin. Phys. B"},{"key":"10.1016\/j.vlsi.2026.102719_b8","series-title":"2018 International Conference on Signals and Electronic Systems","article-title":"Electro-thermal analysis of integrated circuits using coupling of SPICE and COMSOL","author":"Michael","year":"2018"},{"issue":"5","key":"10.1016\/j.vlsi.2026.102719_b9","doi-asserted-by":"crossref","DOI":"10.1088\/1674-1056\/26\/5\/058502","article-title":"Modeling and understanding of the thermal failure induced by high power microwave in CMOS inverter","volume":"26","author":"Zhang","year":"2017","journal-title":"Chin. Phys. B"},{"key":"10.1016\/j.vlsi.2026.102719_b10","series-title":"2017 33rd Thermal Measurement, Modeling & Management Symposium","article-title":"An efficient transient thermal simulation methodology for power management IC designs","author":"Srinivasan","year":"2017"},{"key":"10.1016\/j.vlsi.2026.102719_b11","series-title":"2015 IEEE 15th International Conference on Nanotechnology","article-title":"Multi-scale modeling of self-heating effects in silicon nanoscale devices","author":"Qazi","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102719_b12","series-title":"2015 International Workshop on Computational Electronics","article-title":"An advanced electro-thermal simulation methodology for nanoscale device","author":"Wang","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102719_b13","series-title":"2014 IEEE International Reliability Physics Symposium","article-title":"Experimental validation of self-heating simulations and projections for transistors in deeply scaled nodes","author":"Bury","year":"2014"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102719_b14","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1109\/43.828554","article-title":"Cell-level placement for improving substrate thermal distribution","volume":"19","author":"Tsai","year":"2000","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102719_b15","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/TCAD.2012.2228267","article-title":"Layout-driven post-placement techniques for temperature reduction and thermal gradient minimization","volume":"32","author":"Liu","year":"2013","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102719_b16","first-page":"1","article-title":"HotSpot thermal floorplan solver using conjugate gradient to speed up","volume":"2018","author":"Jiang","year":"2018","journal-title":"Mob. Inf. Syst."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102719_b17","doi-asserted-by":"crossref","first-page":"1404","DOI":"10.1109\/TVLSI.2013.2268582","article-title":"Fast thermal aware placement with accurate thermal analysis based on green function","volume":"22","author":"Liu","year":"2014","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102719_b18","series-title":"2016 21st Asia and South Pacific Design Automation Conference","article-title":"Recent research development and new challenges in analog layout synthesis","author":"Lin","year":"2016"},{"key":"10.1016\/j.vlsi.2026.102719_b19","series-title":"Proceedings of the 26th Edition on Great Lakes Symposium on VLSI","article-title":"Fast thermal simulation using SystemC-AMS","author":"Chen","year":"2016"},{"key":"10.1016\/j.vlsi.2026.102719_b20","series-title":"Proceedings of the 2015 Symposium on International Symposium on Physical Design","article-title":"Automation of analog IC layout","author":"Scheible","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102719_b21","series-title":"2015 IEEE 65th Electronic Components and Technology Conference","article-title":"Temperature-aware power distribution network designs for 3d ICs and systems","author":"Park","year":"2015"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102719_b22","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1007\/s11390-013-1367-8","article-title":"Thermal-aware post layout voltage-island generation for 3d ICs","volume":"28","author":"Xu","year":"2013","journal-title":"J. Comput. Sci. Tech."},{"key":"10.1016\/j.vlsi.2026.102719_b23","series-title":"2019 IEEE International Conference on Electron Devices and Solid-State Circuits","article-title":"Static thermal simulation of heterogeneous InP-slicon 3d IC stack","author":"Yang","year":"2019"},{"key":"10.1016\/j.vlsi.2026.102719_b24","series-title":"2010 IEEE\/ACM International Conference on Computer-Aided Design","article-title":"Structured analog circuit design and MOS transistor decomposition for high accuracy applications","author":"Yang","year":"2010"},{"key":"10.1016\/j.vlsi.2026.102719_b25","series-title":"2010 15th Asia and South Pacific Design Automation Conference","article-title":"D-a converter based variation analysis for analog layout design","author":"Liu","year":"2010"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102719_b26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3182169","article-title":"Routable and matched layout styles for analog module generation","volume":"23","author":"Liu","year":"2018","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102719_b27","doi-asserted-by":"crossref","first-page":"1518","DOI":"10.1109\/43.552084","article-title":"VLSI module placement based on rectangle-packing by the sequence-pair","volume":"15","author":"Murata","year":"1996","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102719_b28","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/43.974136","article-title":"Consistent floorplanning with hierarchical superconstraints","volume":"21","author":"Nakatake","year":"2002","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102719_b29","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1007\/s10470-020-01588-y","article-title":"A full-transistor fine-grain multilevel delay element with compact regularity layout","volume":"103","author":"Liu","year":"2020","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102719_b30","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2888395","article-title":"DC characteristics and variability on 90 nm CMOS transistor array-style analog layout","volume":"21","author":"Chen","year":"2016","journal-title":"ACM Trans. Des. Autom. Electron. Syst."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792602600074X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792602600074X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:25:59Z","timestamp":1781630759000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016792602600074X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":30,"alternative-id":["S016792602600074X"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102719","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Thermal optimization of analog ICs via transistor-array placement","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102719","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102719"}}