{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T05:29:41Z","timestamp":1773898181857,"version":"3.50.1"},"reference-count":48,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102720","type":"journal-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T14:48:49Z","timestamp":1773758929000},"page":"102720","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A Quad-XOR cross-coupled FPGA TRNG with multimodal metastability and application-level validation"],"prefix":"10.1016","volume":"109","author":[{"given":"Langyu","family":"He","sequence":"first","affiliation":[]},{"given":"Liang","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Yimeng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Hongying","family":"He","sequence":"additional","affiliation":[]},{"given":"Peiyang","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Baishun","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yaohua","family":"Xu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102720_b1","series-title":"A statistical test suite for random and pseudorandom number generators for cryptographic applications","author":"Rukhin","year":"2010"},{"key":"10.1016\/j.vlsi.2026.102720_b2","series-title":"Recommendation for the entropy sources used for random bit generation","author":"Turan","year":"2018"},{"key":"10.1016\/j.vlsi.2026.102720_b3","series-title":"Proc. IEEE Space, Aerospace and Defence Conf.","first-page":"552","article-title":"TRNG integration in FPGA-based QKD control electronics","author":"Ashfaque","year":"2024"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102720_b4","doi-asserted-by":"crossref","first-page":"164","DOI":"10.1109\/LES.2024.3510365","article-title":"ANUBIS: Hybrid FPAA-FPGA architecture for entropy-based true random number generation in secure UAV communication","volume":"17","author":"El-Hadedy","year":"2025","journal-title":"IEEE Embed. Syst. Lett."},{"key":"10.1016\/j.vlsi.2026.102720_b5","unstructured":"T.S. Ma, B. Chen, M.G.W. Wang, A low-cost high-performance TRNG based on ring oscillators in 65 nm CMOS, in: Proc. IEEE Int. Symp. Circuits Syst., ISCAS, 2018, pp. 1198\u20131201."},{"key":"10.1016\/j.vlsi.2026.102720_b6","unstructured":"M. Dichtl, J.D. Goli\u0107, Fast digital TRNG based on metastable ring oscillator, in: Proc. Int. Workshop on Cryptographic Hardware and Embedded Systems, CHES, 2005, pp. 467\u2013481."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102720_b7","first-page":"2754","article-title":"Ultra-high efficiency TRNG IP based on mesh topology of coupled-XOR","volume":"72","author":"Lu","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102720_b8","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1016\/j.micpro.2017.06.021","article-title":"True random number generator based on ring oscillator PUF circuit","volume":"53","author":"Buchoveck\u00e1","year":"2017","journal-title":"Microprocess. Microsyst."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102720_b9","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1109\/TC.2007.250627","article-title":"A provably secure true random number generator with built-in tolerance to active attacks","volume":"56","author":"Sunar","year":"2007","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.vlsi.2026.102720_b10","doi-asserted-by":"crossref","unstructured":"K. Wold, C.H. Tan, Analysis and enhancement of random number generator in FPGA based on oscillator rings, in: Proc. Int. Conf. on Reconfigurable Computing and FPGAs, ReConFig, 2008, pp. 289\u2013294.","DOI":"10.1109\/ReConFig.2008.17"},{"key":"10.1016\/j.vlsi.2026.102720_b11","unstructured":"C. Guan, W.L. Yang, Z.R. Zhai, Y.F. Sun, Short-pulse triggered true random number generator with enhanced jitter injection, in: Proc. IEEE Int. Conf. Solid-State and Integrated Circuit Technology, ICSICT, 2020, pp. 1\u20133."},{"issue":"7","key":"10.1016\/j.vlsi.2026.102720_b12","first-page":"138","article-title":"A 140 Mb\/s 4 pJ\/bit true random number generator on 40 nm CMOS with metastability-enhanced noise source","volume":"2","author":"Ma","year":"2019","journal-title":"IEEE Solid-State Circuits Lett."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102720_b13","first-page":"741","article-title":"High-throughput portable true random number generator based on jitter-latch structure","volume":"68","author":"Wang","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102720_b14","first-page":"2435","article-title":"TROT: A three-edge ring oscillator based true random number generator with time-to-digital conversion","volume":"69","author":"Gruji\u0107","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102720_b15","unstructured":"J. Soto, E. Barker, J. Dray, Reducing correlation in XOR-combined ring oscillator TRNGs using dynamic reconfiguration, in: Proc. Design, Automation & Test in Europe Conf., DATE, 2023, pp. 1297\u20131302."},{"key":"10.1016\/j.vlsi.2026.102720_b16","unstructured":"H. Wang, Z. Liu, H. Chen, J. Yang, Z. Wang, Impact of physical location and floorplanning on FPGA true random number generator, in: Proc. ACM\/SIGDA Int. Symp. Field-Programmable Gate Arrays, FPGA, 2015, pp. 263\u2013272."},{"key":"10.1016\/j.vlsi.2026.102720_b17","unstructured":"K.T.S. Chung, J.S.H. Lam, K.H.W.T. H. Yuen, P.S.B.H. Yuen, FPGA-based online health test for TRNG compliant with NIST SP 800-90B, in: Proc. IEEE Asian Solid-State Circuits Conf., a-SSCC, 2023, pp. 1\u20132."},{"key":"10.1016\/j.vlsi.2026.102720_b18","series-title":"In Proc. 60th ACM\/IEEE Design Automation Conf.","article-title":"An FPGA-compatible TRNG with ultra-high throughput and energy efficiency","author":"Lu","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102720_b19","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3722118","article-title":"High-throughput TRNG design with novelty adjustable TDC based on STR","volume":"18","author":"Feng","year":"2025","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"10.1016\/j.vlsi.2026.102720_b20","series-title":"Proc. IEEE 16th Int. Conf. on Solid-State & Integrated Circuit Technology","article-title":"A four-phase self-timed ring based true random number generator on FPGA","author":"Gu","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102720_b21","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102380","article-title":"High throughput true random number generator based on dynamically superimposed hybrid entropy sources","volume":"102","author":"Lu","year":"2025","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102720_b22","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102473","article-title":"A hybrid entropy source scheme for true random number generator","volume":"104","author":"Guan","year":"2025","journal-title":"Integr. VLSI J."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102720_b23","first-page":"2202","article-title":"An ultrahigh-throughput and FPGA-compatible TRNG based on dynamic hybrid metastability and jitter entropy cells","volume":"72","author":"Wang","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102720_b24","first-page":"4964","article-title":"A high-speed and low-power DSP-based TRNG for FPGA implementations","volume":"71","author":"Frustaci","year":"2024","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102720_b25","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/3624991","article-title":"High-efficiency TRNG design based on multi-bit dual-ring oscillator","volume":"16","author":"Lu","year":"2023","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"10.1016\/j.vlsi.2026.102720_b26","series-title":"Proc. Int. Tech. Conf. on Circuits\/Systems, Computers, and Communications","first-page":"1","article-title":"Randomness assessments for PDL-based TRNG on FPGA","author":"Yang","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102720_b27","series-title":"Proc. IEEE Int. Conf. on Anti-Counterfeiting, Security, and Identification","first-page":"13","article-title":"Design of a novel TRNG based on MSFRO and STR entropy source","author":"Chen","year":"2024"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102720_b28","doi-asserted-by":"crossref","first-page":"1922","DOI":"10.1109\/TVLSI.2021.3116104","article-title":"Pure-digital scalable mixed entropy separation structure for physical unclonable function and true random number generator","volume":"29","author":"Lu","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"12","key":"10.1016\/j.vlsi.2026.102720_b29","doi-asserted-by":"crossref","first-page":"3329","DOI":"10.1109\/TVLSI.2025.3608292","article-title":"IRCA-TRNG: A lightweight dual-ring chaotic TRNG with perturbation refresh for high throughput","volume":"33","author":"Yao","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102720_b30","series-title":"Proc. IEEE Int. Midwest Symp. Circuits Syst. (MWSCAS), Lansing\/E. Lansing, MI, USA","first-page":"892","article-title":"Integrated design of hybrid random number generators on FPGA: Combining TRNG and PRNG for enhanced security","author":"Williams","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102720_b31","series-title":"Proc. Conf. on Design of Circuits and Integrated Systems","first-page":"1","article-title":"Single event upset tolerant TRNG design and its tests under radiation","author":"Yilmaz","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102720_b32","series-title":"Proc. Int. Conf. on IC Design and Technology","first-page":"41","article-title":"Dual-mode PUF and TRNG design with ring generator on 180 nm CMOS","author":"Dang","year":"2025"},{"issue":"9","key":"10.1016\/j.vlsi.2026.102720_b33","doi-asserted-by":"crossref","DOI":"10.1007\/s44443-025-00271-4","article-title":"A novel deep learning-based statistical randomness evaluation test methodology for cryptographic applications","volume":"37","author":"Kaner","year":"2025","journal-title":"J. King Saud Univ. Comput. Inf. Sci."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102720_b34","doi-asserted-by":"crossref","DOI":"10.1140\/epjp\/s13360-022-02679-7","article-title":"A gigabit TRNG with novel lightweight post-processing method for cryptographic applications","volume":"137","author":"Garipcan","year":"2022","journal-title":"Eur. Phys. J. Plus"},{"key":"10.1016\/j.vlsi.2026.102720_b35","doi-asserted-by":"crossref","unstructured":"A.M. Garipcan, E. Erdem, FPGA modeling of a novel fully-synthesizable and secure TRNG based on key-dependent s-box, Digit. Signal Process. 136, 103969, 2023.","DOI":"10.1016\/j.dsp.2023.103969"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102720_b36","doi-asserted-by":"crossref","first-page":"90","DOI":"10.51537\/chaos.1214284","article-title":"Bifurcation analysis and 0-1 chaos test of a discrete T system","volume":"5","author":"Rana","year":"2023","journal-title":"Chaos Theory Appl."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102720_b37","doi-asserted-by":"crossref","first-page":"8","DOI":"10.69882\/adba.chf.2025012","article-title":"FPGA-based chaotic oscillator designs and performance analysis","volume":"2","author":"Tasdemir","year":"2025","journal-title":"Chaos Fractals"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102720_b38","doi-asserted-by":"crossref","first-page":"50","DOI":"10.69882\/adba.cs.2025074","article-title":"True random number generator design with a fractional order sprott b chaotic system","volume":"2","author":"Hosbas","year":"2025","journal-title":"ADBA Comput. Sci."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102720_b39","doi-asserted-by":"crossref","first-page":"13","DOI":"10.69882\/adba.cs.2026013","article-title":"Microcontroller execution, random number generation and chaos annihilation in piecewise quadratic map","volume":"3","author":"Makouo","year":"2026","journal-title":"ADBA Comput. Sci."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102720_b40","doi-asserted-by":"crossref","first-page":"7","DOI":"10.69882\/adba.chf.2026012","article-title":"Design and performance evaluation of a hybrid PRNG: Gold-SA II optimized LFSR combined with discrete chaotic maps","volume":"3","author":"Al-Obeidi","year":"2026","journal-title":"Chaos Fractals"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102720_b41","first-page":"22:1","article-title":"Testu01: A C library for empirical testing of random number generators","volume":"33","author":"L\u2019Ecuyer","year":"2007","journal-title":"ACM Trans. Math. Software"},{"key":"10.1016\/j.vlsi.2026.102720_b42","series-title":"Functionality classes and evaluation methodology for true (physical) random number generators","year":"2011"},{"key":"10.1016\/j.vlsi.2026.102720_b43","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102640","article-title":"RO-like ring-based TRNG with adaptive mode switching for enhanced entropy harvesting","volume":"108","author":"Chen","year":"2026","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102720_b44","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102464","article-title":"Multi-cell lightweight high-throughput TRNG based on selector clock driving and XOR feedback","volume":"104","author":"Zhang","year":"2025","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102720_b45","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2024.102305","article-title":"Lightweight high-throughput true random number generator based on state switchable ring oscillator","volume":"100","author":"Wu","year":"2025","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102720_b46","first-page":"1","article-title":"A high-performance ECC processor over curve448 based on a novel variant of the karatsuba formula for asymmetric digit multiplier","volume":"85","author":"Awaludin","year":"2022","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102720_b47","doi-asserted-by":"crossref","unstructured":"J. Samotyja, K. Lemke-Rust, Practical results of ECC side channel countermeasures on an ARM Cortex M3 processor, in: Proc. 2016 ACM Workshop on Theory of Implementation Security, (TIS\u201916), Vienna, Austria, 2016, pp. 27\u201333.","DOI":"10.1145\/2996366.2996371"},{"key":"10.1016\/j.vlsi.2026.102720_b48","series-title":"Financial Cryptography and Data Security","first-page":"1","article-title":"Biased nonce sense: Lattice attacks against weak ECDSA signatures in cryptocurrencies","author":"Breitner","year":"2019"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000751?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000751?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T02:29:24Z","timestamp":1773887364000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000751"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":48,"alternative-id":["S0167926026000751"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102720","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A Quad-XOR cross-coupled FPGA TRNG with multimodal metastability and application-level validation","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102720","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102720"}}