{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T07:05:12Z","timestamp":1776150312317,"version":"3.50.1"},"reference-count":23,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102721","type":"journal-article","created":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T07:44:40Z","timestamp":1773906280000},"page":"102721","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["<mml:math xmlns:mml=\"http:\/\/www.w3.org\/1998\/Math\/MathML\" altimg=\"si52.svg\" display=\"inline\" id=\"d1e1341\">\n                      <mml:mrow>\n                        <mml:msub>\n                          <mml:mrow>\n                            <mml:mi>g<\/mml:mi>\n                          <\/mml:mrow>\n                          <mml:mrow>\n                            <mml:mi>m<\/mml:mi>\n                          <\/mml:mrow>\n                        <\/mml:msub>\n                        <mml:mo>\/<\/mml:mo>\n                        <mml:msub>\n                          <mml:mrow>\n                            <mml:mi>I<\/mml:mi>\n                          <\/mml:mrow>\n                          <mml:mrow>\n                            <mml:mi>D<\/mml:mi>\n                          <\/mml:mrow>\n                        <\/mml:msub>\n                      <\/mml:mrow>\n                    <\/mml:math>\n                    -based design of M-2M DAC cells"],"prefix":"10.1016","volume":"109","author":[{"given":"Joselyn Mayte","family":"Fernandez-Martinez","sequence":"first","affiliation":[]},{"given":"Adan","family":"Torralba-Ayance","sequence":"additional","affiliation":[]},{"given":"Jaime","family":"Ramirez-Angulo","sequence":"additional","affiliation":[]},{"given":"Alejandro","family":"Diaz-Sanchez","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102721_b1","doi-asserted-by":"crossref","first-page":"170596","DOI":"10.1109\/ACCESS.2024.3486069","article-title":"A 65-nm CMOS 1 GS\/s 45 mW hybrid digital-to-analog converter (DAC) with digital deglitch mechanism achieving 13.83 fJ\/step FOM for 5G new radio sub-6 GHz applications","volume":"12","author":"Idros","year":"2024","journal-title":"IEEE Access"},{"issue":"10","key":"10.1016\/j.vlsi.2026.102721_b2","doi-asserted-by":"crossref","first-page":"5447","DOI":"10.1109\/TCSI.2025.3555895","article-title":"A fully-integrated many-electrodes pulsed-voltage control architecture for arbitrary-waveform neural stimulation with high energy efficiency","volume":"72","author":"Massaioli","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"7","key":"10.1016\/j.vlsi.2026.102721_b3","doi-asserted-by":"crossref","first-page":"323","DOI":"10.3390\/bios14070323","article-title":"A scalable, programmable neural stimulator for enhancing generalizability in neural interface applications","volume":"14","author":"Yin","year":"2024","journal-title":"Biosensors"},{"issue":"7","key":"10.1016\/j.vlsi.2026.102721_b4","doi-asserted-by":"crossref","DOI":"10.3390\/electronics12071524","article-title":"Frequency-based sensor interface with dynamic offset compensation","volume":"121","author":"Zenebe","year":"2023","journal-title":"Electronics"},{"issue":"10","key":"10.1016\/j.vlsi.2026.102721_b5","doi-asserted-by":"crossref","DOI":"10.1142\/S021812661950172X","article-title":"An 8-bit ultra-low-power, low-voltage current steering DAC utilizing a new segmented structure","volume":"28","author":"Bandali","year":"2019","journal-title":"J. Circuits Syst. Comput."},{"key":"10.1016\/j.vlsi.2026.102721_b6","series-title":"2024 9th International Conference on Integrated Circuits and Microsystems","first-page":"852","article-title":"A low-power high-precision differential output 13bit R-2R DAC pathway in 180nm CMOS","author":"Wang","year":"2024"},{"issue":"106548","key":"10.1016\/j.vlsi.2026.102721_b7","article-title":"A 4.5-MS\/s 12-bit V self-generated SAR ADC in 130-nm CMOS","volume":"156","author":"Yan","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102721_b8","series-title":"2025 20th International Conference on PhD Research in Microelectronics and Electronics","first-page":"1","article-title":"An 8-bit 10MS\/s C-2C Charge-Sharing SAR-ADC","author":"Viana","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102721_b9","series-title":"2012 19th IEEE International Conference on Electronics, Circuits, and Systems","first-page":"189","article-title":"A novel multi-step C-2C DAC architecture","author":"Abedinkhan","year":"2012"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102721_b10","first-page":"989","article-title":"A highly linear 8-bit M-2M digital-to-analog converter for neurostimulators","volume":"67","author":"Shahsavari","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.vlsi.2026.102721_b11","series-title":"2024 IEEE Computer Society Annual Symposium on VLSI","first-page":"27","article-title":"Ultra-small area, highly linear, modified all mosfet digital-to-analog converters with novel real time digital calibration algorithm","author":"Oko-Odion","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102721_b12","series-title":"2015 IEEE 6th Latin American Symposium on Circuits & Systems","first-page":"1","article-title":"MOS-only M-2M DAC for ultra-low voltage applications","author":"Sperotto","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102721_b13","series-title":"2024 IEEE 17th International Conference on Solid-State & Integrated Circuit Technology","first-page":"1","article-title":"An area-efficient 16-bit four-channel R-2R DAC based on switching on-resistance adaptive calibration technique","author":"Wu","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102721_b14","series-title":"2014 IEEE International Conference on Semiconductor Electronics","article-title":"An ultra-low power and area efficient 10 bit digital to analog converter architecture","author":"Sharuddin","year":"2014"},{"key":"10.1016\/j.vlsi.2026.102721_b15","series-title":"2025 IEEE 68th International Midwest Symposium on Circuits and Systems","first-page":"20","article-title":"Compact hybrid current source-capacitor dacs with time and computationally efficient digital calibration for enhanced linearity","author":"Oko-Odion","year":"2025"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102721_b16","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1134\/S1064226917010053","article-title":"An 8-bit parallel DAC with segmented architecture","volume":"62","author":"Enuchenko","year":"2017","journal-title":"J. Commun. Technol. Electron."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102721_b17","doi-asserted-by":"crossref","first-page":"738","DOI":"10.1049\/cds2.12068","article-title":"A 0.002-mm2 8-bit 1-MS\/s low-power time-based DAC (T-DAC)","volume":"15","author":"Hassan","year":"2021","journal-title":"IET Circuits Devices Syst."},{"key":"10.1016\/j.vlsi.2026.102721_b18","series-title":"2022 IEEE International Symposium on Circuits and Systems","first-page":"1445","article-title":"A diode-based D-2D DAC architecture with leakage current compensation for ultra-low power application","author":"Coulon","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102721_b19","article-title":"Methodology for the digital calibration of analog circuits and systems","author":"Pastre","year":"2005"},{"key":"10.1016\/j.vlsi.2026.102721_b20","series-title":"Systematic Design of Analog CMOS Circuits","author":"Jespers","year":"2017"},{"key":"10.1016\/j.vlsi.2026.102721_b21","series-title":"Understand SINAD, ENOB, SNR, THD, THD+N, and SFDR So You Don\u2019t Get Lost in the Noise Floor","author":"Kester","year":"2009"},{"key":"10.1016\/j.vlsi.2026.102721_b22","series-title":"Evaluating High Speed DAC Performance","author":"Kester","year":"2009"},{"key":"10.1016\/j.vlsi.2026.102721_b23","series-title":"Intermodulation Distortion Considerations for ADCs","author":"Kester","year":"2009"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000763?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000763?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T06:24:25Z","timestamp":1776147865000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000763"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":23,"alternative-id":["S0167926026000763"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102721","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"-based design of M-2M DAC cells","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102721","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102721"}}