{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:56:33Z","timestamp":1781632593282,"version":"3.54.5"},"reference-count":17,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102734","type":"journal-article","created":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T23:08:57Z","timestamp":1775516937000},"page":"102734","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Code-level challenges and opportunities in hardware description languages: Insights from StackOverflow discussions"],"prefix":"10.1016","volume":"109","author":[{"given":"Kais","family":"Belwafi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed","family":"Sayagh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Ouni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102734_b1","series-title":"IEEE Standard for Verilog Hardware Description Language","author":"IEEE Standards Association","year":"2006"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102734_b2","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1016\/j.aeue.2012.09.001","article-title":"A novel hardware\/software embedded system based on automatic censored target detection for radar systems","volume":"67","author":"Djemal","year":"2013","journal-title":"AEU - Int. J. Electron. Commun.","ISSN":"https:\/\/id.crossref.org\/issn\/1434-8411","issn-type":"print"},{"key":"10.1016\/j.vlsi.2026.102734_b3","series-title":"Verilog \u2014 Wikipedia, the free encyclopedia","author":"Wikipedia contributors","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102734_b4","series-title":"Logic Design and Verification Using SystemVerilog","isbn-type":"print","author":"Thomas","year":"2014","ISBN":"https:\/\/id.crossref.org\/isbn\/9781500385781"},{"key":"10.1016\/j.vlsi.2026.102734_b5","series-title":"Verilog HDL Design Examples","author":"Cavanagh","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102734_b6","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1007\/s10664-012-9231-y","article-title":"What are developers talking about? An analysis of topics and trends in stack overflow","volume":"19","author":"Barua","year":"2014","journal-title":"Empir. Softw. Eng."},{"key":"10.1016\/j.vlsi.2026.102734_b7","series-title":"Proceedings of the 28th IEEE International Conference on Software Maintenance","first-page":"25","article-title":"What makes a good code example?: A study of programming Q&A in StackOverflow","author":"Nasehi","year":"2012"},{"key":"10.1016\/j.vlsi.2026.102734_b8","series-title":"Vrank: Enhancing verilog code generation from large language models via self-consistency","author":"Zhao","year":"2025"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102734_b9","doi-asserted-by":"crossref","DOI":"10.3390\/electronics14010120","article-title":"Hardware design and verification with large language models: A scoping review, challenges, and open issues","volume":"14","author":"Abdollahi","year":"2025","journal-title":"Electronics","ISSN":"https:\/\/id.crossref.org\/issn\/2079-9292","issn-type":"print"},{"key":"10.1016\/j.vlsi.2026.102734_b10","first-page":"167","article-title":"Machine learning methods in integrated circuit design: challenges and future directions","volume":"86","author":"Zhu","year":"2022","journal-title":"Integration"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102734_b11","first-page":"1067","article-title":"A survey of machine learning applications in integrated circuit design","volume":"40","author":"Yu","year":"2021","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102734_b12","series-title":"Why-hardware-development-is-hard","author":"Luu","year":"2026"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102734_b13","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/TEMC.2022.3215583","article-title":"Evaluation of statistical fault analysis using input timing violation of sequential circuit on cryptographic module under IEMI","volume":"65","author":"Fujimoto","year":"2023","journal-title":"IEEE Trans. Electromagn. Compat."},{"key":"10.1016\/j.vlsi.2026.102734_b14","series-title":"Hardware Security a Hands-on Learning Approach","isbn-type":"print","first-page":"349","article-title":"Security and trust assessment, and design for security","author":"Bhunia","year":"2018","ISBN":"https:\/\/id.crossref.org\/isbn\/9780128124772"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102734_b15","doi-asserted-by":"crossref","DOI":"10.1145\/3643681","article-title":"VeriGen: A large language model for verilog code generation","volume":"29","author":"Thakur","year":"2024","journal-title":"ACM Trans. Des. Autom. Electron. Syst.","ISSN":"https:\/\/id.crossref.org\/issn\/1084-4309","issn-type":"print"},{"key":"10.1016\/j.vlsi.2026.102734_b16","series-title":"VerilogEval: Evaluating large language models for verilog code generation","author":"Liu","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102734_b17","series-title":"Fundamentals of Digital Logic with Verilog Design","isbn-type":"print","author":"Brown","year":"2014","ISBN":"https:\/\/id.crossref.org\/isbn\/9780073380544"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000891?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000891?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:23:42Z","timestamp":1781630622000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000891"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":17,"alternative-id":["S0167926026000891"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102734","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Code-level challenges and opportunities in hardware description languages: Insights from StackOverflow discussions","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102734","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102734"}}