{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T12:20:51Z","timestamp":1778674851500,"version":"3.51.4"},"reference-count":45,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/100014103","name":"Key Technology Research and Development Program of Shandong Province","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014103","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100009108","name":"Shandong University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100009108","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Shandong Province Natural Science Foundation","doi-asserted-by":"publisher","award":["ZR2024ZD05"],"award-info":[{"award-number":["ZR2024ZD05"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Shandong Province Natural Science Foundation","doi-asserted-by":"publisher","award":["ZR2022QF079"],"award-info":[{"award-number":["ZR2022QF079"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Shandong Province Natural Science Foundation","doi-asserted-by":"publisher","award":["2022CXGC010109"],"award-info":[{"award-number":["2022CXGC010109"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102736","type":"journal-article","created":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T15:32:06Z","timestamp":1775057526000},"page":"102736","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A side-channel attack (SCA)-resistant and reconfigurable cryptographic engine design for multiple hash algorithms"],"prefix":"10.1016","volume":"109","author":[{"given":"Jinghe","family":"Wang","sequence":"first","affiliation":[]},{"given":"Wenrui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jiafeng","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Nengyuan","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Zhiyuan","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Zhaoyi","family":"Niu","sequence":"additional","affiliation":[]},{"given":"Jianghong","family":"Li","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Jiaqi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jiawei","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Linhan","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kangning","family":"Song","sequence":"additional","affiliation":[]},{"given":"Tianyu","family":"Xia","sequence":"additional","affiliation":[]},{"given":"Haoxiang","family":"Yu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8720-3083","authenticated-orcid":false,"given":"Weize","family":"Yu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102736_b1","doi-asserted-by":"crossref","unstructured":"I.A. Landge, H. Satopay, Secured IoT through hashing using MD5, in: Proc. International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics, AEEICB, 2018, pp. 1\u20135.","DOI":"10.1109\/AEEICB.2018.8481007"},{"key":"10.1016\/j.vlsi.2026.102736_b2","doi-asserted-by":"crossref","unstructured":"L. Guo, L. Wang, Q. Li, J. Yu, P. Luo, Differential power analysis on dynamic password token based on SM3 algorithm, and countermeasures, in: Proc. International Conference on Computational Intelligence and Security, CIS, 2015, pp. 354\u2013357.","DOI":"10.1109\/CIS.2015.92"},{"key":"10.1016\/j.vlsi.2026.102736_b3","doi-asserted-by":"crossref","unstructured":"A. Koutra, V. Tenentes, High throughput and energy efficient SHA-2 ASIC design for continuous integrity checking applications, in: Proc. IEEE European Test Symposium, ETS, 2023, pp. 1\u20136.","DOI":"10.1109\/ETS56758.2023.10174095"},{"key":"10.1016\/j.vlsi.2026.102736_b4","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1016\/j.micpro.2016.05.011","article-title":"Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions\u2019 architectures","volume":"45","author":"Michail","year":"2016","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.vlsi.2026.102736_b5","doi-asserted-by":"crossref","first-page":"28415","DOI":"10.1109\/ACCESS.2020.2972265","article-title":"SHA-2 acceleration meeting the needs of emerging applications: A comparative survey","volume":"8","author":"Martino","year":"2020","journal-title":"IEEE Access"},{"key":"10.1016\/j.vlsi.2026.102736_b6","doi-asserted-by":"crossref","unstructured":"K.S. Kulkarni, S.S. Rekha, S.K. Kumar, Implementation of efficient low power SHA-256 algorithm, in: Proc. International Conference on Networking, Embedded and Wireless Systems, ICNEWS, 2024, pp. 1\u20136.","DOI":"10.1109\/ICNEWS60873.2024.10730997"},{"key":"10.1016\/j.vlsi.2026.102736_b7","doi-asserted-by":"crossref","first-page":"4598","DOI":"10.1109\/ACCESS.2018.2889224","article-title":"Security of functionally obfuscated DSP core against removal attack using SHA-512 based key encryption hardware","volume":"7","author":"Sengupta","year":"2018","journal-title":"IEEE Access"},{"issue":"5","key":"10.1016\/j.vlsi.2026.102736_b8","doi-asserted-by":"crossref","first-page":"1450","DOI":"10.1002\/cta.2964","article-title":"A secure data parallel processing based embedded system for internet of things computer vision using field programmable gate array devices","volume":"49","author":"Qureshi","year":"2021","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102736_b9","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1002\/cta.2296","article-title":"Embedded electronic circuits for cryptography, hardware security and true random number generation: an overview","volume":"45","author":"Acosta","year":"2017","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102736_b10","first-page":"1078","article-title":"Throughput\/area-efficient ECC processor using montgomery point multiplication on FPGA","volume":"62","author":"Khan","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102736_b11","doi-asserted-by":"crossref","first-page":"610","DOI":"10.1109\/TCSI.2024.3443238","article-title":"Efficient hardware implementation of the lightweight CRYSTALS-kyber","volume":"72","author":"Nguyen","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"9","key":"10.1016\/j.vlsi.2026.102736_b12","doi-asserted-by":"crossref","first-page":"1158","DOI":"10.1109\/TVLSI.2022.3179459","article-title":"Efficient implementation of dilithium signature scheme on FPGA SoC platform","volume":"30","author":"Wang","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102736_b13","doi-asserted-by":"crossref","first-page":"39182","DOI":"10.1109\/ACCESS.2021.3063485","article-title":"A high-performance multimem SHA-256 accelerator for society 5.0","volume":"9","author":"Tran","year":"2021","journal-title":"IEEE Access"},{"key":"10.1016\/j.vlsi.2026.102736_b14","doi-asserted-by":"crossref","unstructured":"H.L. Pham, T.H. Tranl, V.T.D. Le, Y. Nakashima, A coarse grained reconfigurable architecture for SHA-2 acceleration, in: Proc. IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW, 2022, pp. 671\u2013678.","DOI":"10.1109\/IPDPSW55747.2022.00117"},{"key":"10.1016\/j.vlsi.2026.102736_b15","doi-asserted-by":"crossref","first-page":"11830","DOI":"10.1109\/ACCESS.2022.3146148","article-title":"A high-efficiency FPGA-based multimode SHA-2 accelerator","volume":"10","author":"Pham","year":"2022","journal-title":"IEEE Access"},{"issue":"13","key":"10.1016\/j.vlsi.2026.102736_b16","doi-asserted-by":"crossref","first-page":"2872","DOI":"10.3390\/electronics12132872","article-title":"A symmetric and multilayer reconfigurable architecture for hash algorithm","volume":"12","author":"Pham","year":"2023","journal-title":"Electronics"},{"key":"10.1016\/j.vlsi.2026.102736_b17","doi-asserted-by":"crossref","unstructured":"R. Ramanarayanan, S. Mathew, F. Sheikh, S. Srinivasan, A. Agarwal, S. Hsu, 18Gbps, 50 mW reconfigurable multi-mode SHA hashing accelerator in 45 nm CMOS, in: In Proc. ESSCIRC, 2010, pp. 210\u2013213.","DOI":"10.1109\/ESSCIRC.2010.5619892"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102736_b18","first-page":"411","article-title":"A reconfigurable hardware architecture design for multiple hash algorithms","volume":"38","author":"Liu","year":"2016","journal-title":"Comput. Eng. Sci."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102736_b19","doi-asserted-by":"crossref","first-page":"4184","DOI":"10.1002\/cta.3962","article-title":"A novel SM4 cryptographic architecture against higher order power analysis attacks","volume":"52","author":"Sun","year":"2024","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"7","key":"10.1016\/j.vlsi.2026.102736_b20","doi-asserted-by":"crossref","first-page":"3105","DOI":"10.1002\/cta.3583","article-title":"A machine learning low-dropout regulator-assisted differential power analysis attack countermeasure with voltage scaling","volume":"51","author":"Cheng","year":"2023","journal-title":"Int. J. Circuit Theory Appl."},{"key":"10.1016\/j.vlsi.2026.102736_b21","doi-asserted-by":"crossref","unstructured":"D. Oswald, Side-channel attacks on SHA-1-based product authentication ICs, in: Proc. Smart Card Research and Advanced Applications, 2016, pp. 3\u201314.","DOI":"10.1007\/978-3-319-31271-2_1"},{"key":"10.1016\/j.vlsi.2026.102736_b22","doi-asserted-by":"crossref","unstructured":"S. Bela\u00efd, L. Bettale, E. Dottax, L. Genelle, F. Rondepierre, Differential power analysis of HMAC SHA-1 and HMAC SHA-2 in the hamming weight model, in: Proc. E-Business and Telecommunications, 2015, pp. 363\u2013379.","DOI":"10.1007\/978-3-319-25915-4_19"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102736_b23","doi-asserted-by":"crossref","first-page":"2934","DOI":"10.1109\/TCSI.2017.2702098","article-title":"A lightweight masked AES implementation for securing IoT against CPA attacks","volume":"64","author":"Yu","year":"2017","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102736_b24","doi-asserted-by":"crossref","first-page":"1164","DOI":"10.1109\/TVLSI.2024.3379205","article-title":"A 128-Gbps pipelined SM4 circuit with dual DPA attack countermeasures","volume":"32","author":"Liu","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102736_b25","doi-asserted-by":"crossref","unstructured":"T. Zhou, Y. Zhu, N. Jing, T. Nan, W. Li, B. Peng, Reliable SoC design and implementation of SHA-3-HMAC algorithm with attack protection, in: Proc. IEEE International Conference on Smart Cloud (SmartCloud), 2020, pp. 88\u201393.","DOI":"10.1109\/SmartCloud49737.2020.00025"},{"issue":"7","key":"10.1016\/j.vlsi.2026.102736_b26","doi-asserted-by":"crossref","first-page":"1297","DOI":"10.1109\/TVLSI.2021.3077885","article-title":"Cryptographic accelerators for digital signature based on Ed25519","volume":"29","author":"Niasar","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102736_b27","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TVLSI.2022.3148275","article-title":"On efficiency enhancement of SHA-3 for FPGA-based multimodal biometric authentication","volume":"30","author":"Sravani","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102736_b28","doi-asserted-by":"crossref","unstructured":"Y. Belenky, I. Dushar, V. Teper, H. Chernyshchyk, L. Azriel, Y. Kreimer, First full-fledged side channel attack on HMAC-SHA-2, in: Proc. International Workshop on Constructive Side-Channel Analysis and Secure Design, 2021, pp. 31\u201352.","DOI":"10.1007\/978-3-030-89915-8_2"},{"key":"10.1016\/j.vlsi.2026.102736_b29","doi-asserted-by":"crossref","unstructured":"H. Yu, Z. He, L. Wu, X. Zhang, Power leakage detection for a masked SM3-MAC hardware implementation, in: Proc. International Conference on Anti-Counterfeiting, Security, and Identification, ASID, 2019, pp. 224\u2013228.","DOI":"10.1109\/ICASID.2019.8925299"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102736_b30","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1587\/transfun.E98.A.26","article-title":"Improved single-key distinguisher on HMAC-MD5 and key recovery attacks on sandwich-MAC-MD5 and MD5-MAC","volume":"E98-A","author":"Sasaki","year":"2015","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"10.1016\/j.vlsi.2026.102736_b31","doi-asserted-by":"crossref","unstructured":"J.-W. Ma, X.-G. Guan, T. Zhou, T. Sun, A new countermeasure against side channel attack for HMAC-SM3 hardware, in: Proc. International Conference on ASIC, ASICON, 2017, pp. 327\u2013330.","DOI":"10.1109\/ASICON.2017.8252479"},{"key":"10.1016\/j.vlsi.2026.102736_b32","doi-asserted-by":"crossref","unstructured":"Q. Guo, Z. Du, X. Wang, X. Zhang, Design and implementation of an online power analysis attack platform for HMAC based on SM3, in: Proc. International Conference on Artificial Intelligence and Computer Information Technology (AICIT), 2023, pp. 1\u20134.","DOI":"10.1109\/AICIT59054.2023.10277826"},{"key":"10.1016\/j.vlsi.2026.102736_b33","doi-asserted-by":"crossref","unstructured":"D. Oku, M. Yanagisawa, N. Togawa, A robust scan-based side-channel attack method against HMAC-SHA-256 circuits, in: Proc. International Conference on Consumer Electronics - Berlin (ICCE-Berlin), 2017, pp. 79\u201384.","DOI":"10.1109\/ICCE-Berlin.2017.8210596"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102736_b34","doi-asserted-by":"crossref","first-page":"1553","DOI":"10.1109\/TCSI.2021.3054758","article-title":"A new message expansion structure for full pipeline SHA-2","volume":"68","author":"Zhang","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102736_b35","doi-asserted-by":"crossref","unstructured":"R.A. Javali, R.J. Nayak, A.M. Mhetar, M.C. Lakkannavar, Design of high speed carry save adder using carry lookahead adder, in: Proc. International Conference on Circuits, Communication, Control and Computing, 2014, pp. 33\u201336.","DOI":"10.1109\/CIMCA.2014.7057751"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102736_b36","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/TCE.2016.7448565","article-title":"An area and power efficient adder-based stepwise linear interpolation for digital signal processing","volume":"62","author":"Huang","year":"2016","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"11","key":"10.1016\/j.vlsi.2026.102736_b37","doi-asserted-by":"crossref","first-page":"2934","DOI":"10.1109\/TCSI.2017.2702098","article-title":"A lightweight masked AES implementation for securing IoT against CPA attacks","volume":"64","author":"Yu","year":"2017","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102736_b38","doi-asserted-by":"crossref","first-page":"3767","DOI":"10.1109\/TIFS.2021.3093783","article-title":"A novel normalized variance-based differential power analysis against masking countermeasures","volume":"16","author":"Chen","year":"2021","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"10.1016\/j.vlsi.2026.102736_b39","doi-asserted-by":"crossref","unstructured":"Z. He, L. Wu, X. Zhang, High-speed pipeline design for HMAC of SHA-256 with masking scheme, in: Proc. International Conference on Anti-Counterfeiting, Security, and Identification, ASID, 2018, pp. 174\u2013178.","DOI":"10.1109\/ICASID.2018.8693229"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102736_b40","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/CC.2015.7122475","article-title":"A novel masking scheme for SM3 based MAC","volume":"12","author":"Qu","year":"2015","journal-title":"China Commun."},{"issue":"9","key":"10.1016\/j.vlsi.2026.102736_b41","doi-asserted-by":"crossref","first-page":"1269","DOI":"10.1109\/TVLSI.2023.3297027","article-title":"TVLA*: Test vector leakage assessment on hardware implementations of asymmetric cryptography algorithms","volume":"31","author":"Jayasena","year":"2023","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102736_b42","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1109\/TVLSI.2020.3041451","article-title":"Mitigating cross-core cache attacks via suspicious traffic detection","volume":"29","author":"Wang","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102736_b43","doi-asserted-by":"crossref","unstructured":"B. Ren, W. Kong, W. Mao, Performance analysis of IPSec VPN over TCP\/UDP under different encryption algorithms, in: Proc. International Conference on Computing, Machine Learning and Data Science, 2024, pp. 1\u20136.","DOI":"10.1145\/3661725.3661765"},{"key":"10.1016\/j.vlsi.2026.102736_b44","doi-asserted-by":"crossref","unstructured":"M. Yang, S. Hu, X. You, L. Song, Implementation and application analysis of DNP3 security authentication, in: Proc. Third International Conference on High Performance Computing and Communication Engineering, 2024, pp. 136\u2013145.","DOI":"10.1117\/12.3026502"},{"issue":"40","key":"10.1016\/j.vlsi.2026.102736_b45","first-page":"1","article-title":"Exploring smooth number-based MAC algorithms for secure communication in IoT devices: A systematic literature review","volume":"24","author":"Constantinescu","year":"2024","journal-title":"Int. J. Inf. Secur."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792602600091X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792602600091X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T11:52:17Z","timestamp":1778673137000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016792602600091X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":45,"alternative-id":["S016792602600091X"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102736","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A side-channel attack (SCA)-resistant and reconfigurable cryptographic engine design for multiple hash algorithms","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102736","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102736"}}