{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:57:08Z","timestamp":1781632628354,"version":"3.54.5"},"reference-count":21,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102741","type":"journal-article","created":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T17:08:17Z","timestamp":1775840897000},"page":"102741","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Cost-aware test pattern ordering for VLSI using an enhanced LSTNet architecture"],"prefix":"10.1016","volume":"109","author":[{"given":"Bintao","family":"Geng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7082-4211","authenticated-orcid":false,"given":"Tai","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yadong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102741_b1","first-page":"3508","article-title":"Test cost reduction for VLSI adaptive test with K-nearest neighbor classification algorithm","volume":"71","author":"Song","year":"2024","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.vlsi.2026.102741_b2","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/s10836-023-06057-8","article-title":"Cost-effective path delay defect testing using voltage\/temperature analysis based on pattern permutation","volume":"39","author":"Song","year":"2023","journal-title":"J. Electron. Test."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102741_b3","first-page":"1","article-title":"Fine-grained adaptive testing based on quality prediction","volume":"25","author":"Liu","year":"2020","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.vlsi.2026.102741_b4","series-title":"2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems","first-page":"1","article-title":"A low power oriented multiple target test generation method for 2-cycle gate-exhaustive faults","author":"Hosokawa","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102741_b5","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105641","article-title":"Linear regression combined KNN algorithm to identify latent defects for imbalance data of ICs","volume":"131","author":"Huang","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2026.102741_b6","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1016\/j.mee.2009.07.022","article-title":"Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits","volume":"87","author":"Ladani","year":"2010","journal-title":"Microelectron. Eng."},{"key":"10.1016\/j.vlsi.2026.102741_b7","doi-asserted-by":"crossref","first-page":"147965","DOI":"10.1109\/ACCESS.2020.3016039","article-title":"Pattern reorder for test cost reduction through improved SVMRANK algorithm","volume":"8","author":"Song","year":"2020","journal-title":"IEEE Access"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102741_b8","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1109\/MDT.2007.197","article-title":"Making a list... checking it twice","volume":"24","author":"Martin","year":"2007","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/j.vlsi.2026.102741_b9","doi-asserted-by":"crossref","first-page":"1814","DOI":"10.1109\/TCAD.2011.2164536","article-title":"Virtual probe: A statistical framework for low-cost silicon characterization of nanoscale integrated circuits","volume":"30","author":"Zhang","year":"2011","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102741_b10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.vlsi.2021.08.009","article-title":"Valid test pattern identification for VLSI adaptive test","volume":"82","author":"Song","year":"2022","journal-title":"Integration"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102741_b11","doi-asserted-by":"crossref","DOI":"10.1587\/elex.17.20200420","article-title":"Chip test pattern reordering method using adaptive test to reduce cost for testing of ICs","volume":"18","author":"Song","year":"2021","journal-title":"IEICE Electronics Express"},{"key":"10.1016\/j.vlsi.2026.102741_b12","doi-asserted-by":"crossref","unstructured":"R. Durall, M. Keuper, J. Keuper, Watch your up-convolution: CNN based generative deep neural networks are failing to reproduce spectral distributions, in: Proc. IEEE\/CVF Conf. on Computer Vision and Pattern Recognition, CVPR, 2020, pp. 7890\u20137899.","DOI":"10.1109\/CVPR42600.2020.00791"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102741_b13","doi-asserted-by":"crossref","first-page":"844","DOI":"10.46586\/tches.v2024.i2.844-869","article-title":"Carry your fault: A fault propagation attack on side-channel protected LWE-based KEM","volume":"2024","author":"Kundu","year":"2024","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"10.1016\/j.vlsi.2026.102741_b14","doi-asserted-by":"crossref","unstructured":"J. Kocnov\u00e1, Z. Vasicek, Resynthesis of logic circuits using machine learning and reconvergent paths, in: Proc. 24th Euromicro Conf. on Digital System Design, DSD, 2021, pp. 69\u201376.","DOI":"10.1109\/DSD53832.2021.00020"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102741_b15","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MDT.2011.118","article-title":"Adaptive testing: dealing with process variability","volume":"28","author":"Maxwell","year":"2011","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/j.vlsi.2026.102741_b16","doi-asserted-by":"crossref","unstructured":"M. Grady, B. Pepper, J. Patch, M. Degregorio, P. Nigh, Adaptive testing \u2014 cost reduction through test pattern sampling, in: Proc. IEEE Int. Test Conf., ITC, 2013, pp. 1\u20138.","DOI":"10.1109\/TEST.2013.6651891"},{"key":"10.1016\/j.vlsi.2026.102741_b17","doi-asserted-by":"crossref","unstructured":"B. Xiao, J. Xiong, Y. Shi, Novel applications of deep learning hidden features for adaptive testing, in: Proc. 21st ASP-DAC, 2016, pp. 743\u2013748.","DOI":"10.1109\/ASPDAC.2016.7428100"},{"key":"10.1016\/j.vlsi.2026.102741_b18","doi-asserted-by":"crossref","unstructured":"M. Liu, R. Pan, F. Ye, X. Li, K. Chakrabarty, X. Gu, Fine-grained adaptive testing based on quality prediction, in: Proc. IEEE Int. Test Conf., ITC, 2018, pp. 1\u201310.","DOI":"10.1109\/TEST.2018.8624891"},{"issue":"9","key":"10.1016\/j.vlsi.2026.102741_b19","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/TCAD.2015.2419227","article-title":"Test-cost modeling and optimal test-flow selection of 3-D-stacked ICs","volume":"34","author":"Agrawal","year":"2015","journal-title":"IEEE Trans. Computer-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102741_b20","doi-asserted-by":"crossref","unstructured":"C. Xue, R.D. Blanton, Test-set reordering for improving diagnosability, in: Proc. IEEE 35th VLSI Test Symposium, VTS, 2017, pp. 1\u20136.","DOI":"10.1109\/VTS.2017.7928926"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102741_b21","first-page":"50","article-title":"Test cost reduction methodology for InFO wafer-level chip-scale package","volume":"34","author":"Wang","year":"2017","journal-title":"IEEE Des. Test"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000969?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000969?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:25:01Z","timestamp":1781630701000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000969"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":21,"alternative-id":["S0167926026000969"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102741","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Cost-aware test pattern ordering for VLSI using an enhanced LSTNet architecture","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102741","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102741"}}