{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T17:57:15Z","timestamp":1776189435366,"version":"3.50.1"},"reference-count":38,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100015251","name":"China Electronics Technology Group Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100015251","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102742","type":"journal-article","created":{"date-parts":[[2026,4,12]],"date-time":"2026-04-12T17:00:19Z","timestamp":1776013219000},"page":"102742","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Archive-driven reinforcement learning for FPGA logic optimization"],"prefix":"10.1016","volume":"109","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-5464-1893","authenticated-orcid":false,"given":"Junhan","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Zhongyan","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Jicong","family":"Fan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4110-5097","authenticated-orcid":false,"given":"Xijun","family":"Cheng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3435-8628","authenticated-orcid":false,"given":"Zhiguo","family":"Yu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8299-6451","authenticated-orcid":false,"given":"Xiaofeng","family":"Gu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"11","key":"10.1016\/j.vlsi.2026.102742_b1","doi-asserted-by":"crossref","first-page":"2331","DOI":"10.1109\/TCAD.2006.882119","article-title":"Heuristics for area minimization in LUT-based FPGA technology mapping","volume":"25","author":"Manohararajah","year":"2006","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102742_b2","series-title":"FPGA EDA: Design Principles and Implementation","first-page":"135","article-title":"Logic synthesis","author":"Tu","year":"2024"},{"issue":"5","key":"10.1016\/j.vlsi.2026.102742_b3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3451179","article-title":"Machine learning for electronic design automation: A survey","volume":"26","author":"Huang","year":"2021","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.vlsi.2026.102742_b4","doi-asserted-by":"crossref","unstructured":"C. Yu, H. Xiao, G. De Micheli, Developing synthesis flows without human knowledge, in: Proc. of ACM\/IEEE Design Automation Conference, 2018, pp. 1\u20136.","DOI":"10.1145\/3195970.3196026"},{"key":"10.1016\/j.vlsi.2026.102742_b5","series-title":"Proc. of ACM\/IEEE Design Automation Test Europe","first-page":"1148","article-title":"A synthesis-parameter tuning system for autonomous design-space exploration","author":"Ziegler","year":"2016"},{"key":"10.1016\/j.vlsi.2026.102742_b6","series-title":"ABC: A system for sequential synthesis and verification","author":"Mishchenko","year":"2007"},{"key":"10.1016\/j.vlsi.2026.102742_b7","series-title":"The EPFL logic synthesis libraries","author":"Soeken","year":"2018"},{"key":"10.1016\/j.vlsi.2026.102742_b8","series-title":"Proc. of IEEE\/ACM International Conference on Computer-Aided Design","first-page":"1","article-title":"LSOracle: A logic synthesis framework driven by artificial intelligence","author":"Neto","year":"2019"},{"key":"10.1016\/j.vlsi.2026.102742_b9","unstructured":"C. Wolf, J. Glaser, J. Kepler, Yosys-a free Verilog synthesis suite, in: Proc. of IEEE Austrian Workshop on Microelectronics, vol. 97, 2013."},{"key":"10.1016\/j.vlsi.2026.102742_b10","series-title":"Proc. of IEEE International Symposium on Circuits and Systems","first-page":"1","article-title":"Deep learning for logic optimization algorithms","author":"Haaswijk","year":"2018"},{"key":"10.1016\/j.vlsi.2026.102742_b11","series-title":"Proc. of ACM\/IEEE Asia and South Pacific Design Automation Conference","first-page":"581","article-title":"DRiLLS: Deep reinforcement learning for logic synthesis","author":"Hosny","year":"2020"},{"key":"10.1016\/j.vlsi.2026.102742_b12","doi-asserted-by":"crossref","unstructured":"K. Zhu, M. Liu, H. Chen, Z. Zhao, D.Z. Pan, Exploring logic optimizations with reinforcement learning and graph convolutional network, in: Proc. of ACM\/IEEE Workshop on Machine Learning for CAD, 2020, pp. 145\u2013150.","DOI":"10.1145\/3380446.3430622"},{"key":"10.1016\/j.vlsi.2026.102742_b13","doi-asserted-by":"crossref","unstructured":"G. Zhou, J.H. Anderson, Area-driven FPGA logic synthesis using reinforcement learning, in: Proc. of ACM\/IEEE Asia and South Pacific Design Automation Conference, 2023, pp. 159\u2013165.","DOI":"10.1145\/3566097.3567894"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102742_b14","doi-asserted-by":"crossref","first-page":"1912","DOI":"10.1109\/TCAD.2022.3213611","article-title":"Flowtune: End-to-end automatic logic optimization exploration via domain-specific multiarmed bandit","volume":"42","author":"Neto","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102742_b15","series-title":"Playing atari with deep reinforcement learning","author":"Mnih","year":"2013"},{"key":"10.1016\/j.vlsi.2026.102742_b16","series-title":"Proximal policy optimization algorithms","author":"Schulman","year":"2017"},{"issue":"102460","key":"10.1016\/j.vlsi.2026.102742_b17","article-title":"Reinforcement learning in integrated circuits: Design, synthesis, layout, and hardware security","volume":"104","author":"Ta\u015fk\u0131ran","year":"2025","journal-title":"Integration"},{"issue":"102513","key":"10.1016\/j.vlsi.2026.102742_b18","article-title":"A systematic review of machine learning-driven design space exploration in high-level synthesis","volume":"105","author":"Celik","year":"2025","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102742_b19","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2025.102469","article-title":"ANAS: Software-hardware co-design of approximate neural network accelerators via neural architecture search","volume":"104","author":"Wu","year":"2025","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102742_b20","doi-asserted-by":"crossref","DOI":"10.1016\/j.neucom.2024.128423","article-title":"Recent progress, challenges and future prospects of applied deep reinforcement learning: A practical perspective in path planning","volume":"608","author":"Zhang","year":"2024","journal-title":"Neurocomputing"},{"key":"10.1016\/j.vlsi.2026.102742_b21","series-title":"Go-explore: A new approach for hard-exploration problems","author":"Ecoffet","year":"2019"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102742_b22","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/TCAD.2023.3297069","article-title":"PowerSyn: A logic synthesis framework with early power optimization","volume":"43","author":"Zou","year":"2024","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102742_b23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3632174","article-title":"An efficient reinforcement learning based framework for exploring logic synthesis","volume":"29","author":"Qian","year":"2024","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"102211","key":"10.1016\/j.vlsi.2026.102742_b24","article-title":"AiTO: Simultaneous gate sizing and buffer insertion for timing optimization with GNNs and RL","volume":"98","author":"Wu","year":"2024","journal-title":"Integration"},{"key":"10.1016\/j.vlsi.2026.102742_b25","doi-asserted-by":"crossref","unstructured":"A. Mishchenko, S. Chatterjee, R. Brayton, DAG-aware AIG rewriting a fresh look at combinational logic synthesis, in: Proc. of IEEE Design Automation Conference, 2006, pp. 532\u2013535.","DOI":"10.1145\/1146909.1147048"},{"key":"10.1016\/j.vlsi.2026.102742_b26","series-title":"Synthesis and Optimization of Digital Circuits","author":"Micheli","year":"1994"},{"key":"10.1016\/j.vlsi.2026.102742_b27","unstructured":"A.M.R. Brayton, A. Mishchenko, Scalable logic synthesis using a simple circuit structure, in: Proc. of IEEE\/ACM International Workshop on Logic & Synthesis, vol. 6, 2006, pp. 15\u201322."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102742_b28","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1109\/TCAD.2003.811447","article-title":"Timing-driven logic bi-decomposition","volume":"22","author":"Cortadella","year":"2003","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102742_b29","doi-asserted-by":"crossref","unstructured":"L. Fan, C. Wu, FPGA technology mapping with adaptive gate decomposition, in: Proc. of ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, 2023, pp. 135\u2013140.","DOI":"10.1145\/3543622.3573048"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102742_b30","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.273754","article-title":"FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs","volume":"13","author":"Cong","year":"1994","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102742_b31","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1016\/j.vlsi.2022.08.004","article-title":"Optimizing machine learning logic circuits with constant signal propagation","volume":"87","author":"Berndt","year":"2022","journal-title":"Integration"},{"issue":"7847","key":"10.1016\/j.vlsi.2026.102742_b32","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1038\/s41586-020-03157-9","article-title":"First return, then explore","volume":"590","author":"Ecoffet","year":"2021","journal-title":"Nature"},{"key":"10.1016\/j.vlsi.2026.102742_b33","series-title":"Proc. of ACM\/IEEE International Conference on Machine Learning","first-page":"3878","article-title":"Self-imitation learning","author":"Oh","year":"2018"},{"key":"10.1016\/j.vlsi.2026.102742_b34","series-title":"Semi-supervised classification with graph convolutional networks","author":"Kipf","year":"2016"},{"key":"10.1016\/j.vlsi.2026.102742_b35","series-title":"Empirical evaluation of gated recurrent neural networks on sequence modeling","author":"Chung","year":"2014"},{"key":"10.1016\/j.vlsi.2026.102742_b36","series-title":"Proc. of IEEE\/ACM International Conference on Computer-Aided Design","first-page":"354","article-title":"Combinational and sequential mapping with priority cuts","author":"Mishchenko","year":"2007"},{"key":"10.1016\/j.vlsi.2026.102742_b37","unstructured":"L. Amar\u00fa, P.-E. Gaillardon, G. De Micheli, The EPFL combinational benchmark suite, in: Proc. of IEEE\/ACM International Workshop on Logic & Synthesis, 2015."},{"key":"10.1016\/j.vlsi.2026.102742_b38","series-title":"Adam: A method for stochastic optimization","author":"Kingma","year":"2014"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000970?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026000970?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T16:59:45Z","timestamp":1776185985000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026000970"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":38,"alternative-id":["S0167926026000970"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102742","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Archive-driven reinforcement learning for FPGA logic optimization","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102742","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102742"}}