{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,3]],"date-time":"2026-05-03T01:39:16Z","timestamp":1777772356113,"version":"3.51.4"},"reference-count":26,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102749","type":"journal-article","created":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T15:44:37Z","timestamp":1777045477000},"page":"102749","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A novel RISC-V core for the networking processing processor with bit-level custom instructions and thread-aware fetching architecture"],"prefix":"10.1016","volume":"109","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-4128-3115","authenticated-orcid":false,"given":"Jiakun","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanming","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuyu","family":"Lian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhui","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianyuan","family":"Pi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Ling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102749_b1","doi-asserted-by":"crossref","first-page":"59533","DOI":"10.1109\/ACCESS.2024.3392761","article-title":"Unveiling the 5G Frontier: Navigating challenges, applications, and measurements in channel models and implementations","volume":"12","author":"Shoaib","year":"2024","journal-title":"IEEE Access"},{"issue":"2.3","key":"10.1016\/j.vlsi.2026.102749_b2","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1147\/rd.472.0177","article-title":"IBM PowerNP network processor: Hardware, software, and applications","volume":"47","author":"Allen","year":"2003","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.vlsi.2026.102749_b3","series-title":"Embedded and Real-Time Operating Systems","first-page":"7","article-title":"ARM architecture and programming","author":"Wang","year":"2017"},{"key":"10.1016\/j.vlsi.2026.102749_b4","doi-asserted-by":"crossref","first-page":"24696","DOI":"10.1109\/ACCESS.2023.3246491","article-title":"RISC-V instruction set architecture extensions: A survey","volume":"11","author":"Cui","year":"2023","journal-title":"IEEE Access"},{"key":"10.1016\/j.vlsi.2026.102749_b5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3556973","article-title":"Advancing SDN from OpenFlow to P4: A survey","volume":"55","author":"Liatifis","year":"2022","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.vlsi.2026.102749_b6","first-page":"446","article-title":"RISQ-V: Tightly coupled RISC-V accelerators for post-quantum cryptography","volume":"2020","author":"Fritzmann","year":"2020","journal-title":"IACR Cryptol. EPrint Arch."},{"key":"10.1016\/j.vlsi.2026.102749_b7","article-title":"A survey on data plane programming with P4: Fundamentals, advances, and applied research","volume":"212","author":"Hauser","year":"2021","journal-title":"J. Netw. Comput. Appl."},{"key":"10.1016\/j.vlsi.2026.102749_b8","series-title":"P4lang\/switch","author":"P4 Language Consortium","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102749_b9","series-title":"ACM SIGCOMM Comput. Commun. Rev.","first-page":"87","article-title":"P4: Programming protocol-independent packet processors","volume":"Vol. 44","author":"Bosshart","year":"2014"},{"key":"10.1016\/j.vlsi.2026.102749_b10","unstructured":"SANECHIPS, Inc., Shenzhen, China, Sanechips official website. https:\/\/www.sanechips.com.cn\/."},{"key":"10.1016\/j.vlsi.2026.102749_b11","series-title":"OpenHW group CV32e40p user manual","author":"OpenHW Group","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102749_b12","series-title":"2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems","first-page":"1","article-title":"A fault tolerant soft-core obtained from an interleaved-multi-threading RISC-V microprocessor design","author":"Barbirotta","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102749_b13","series-title":"Applications in Electronics Pervading Industry, Environment and Society","first-page":"89","article-title":"The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes","volume":"vol. 512","author":"Cheikh","year":"2018"},{"key":"10.1016\/j.vlsi.2026.102749_b14","series-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","first-page":"25","article-title":"Thread block compaction for efficient SIMT control flow","author":"Fung","year":"2011"},{"key":"10.1016\/j.vlsi.2026.102749_b15","doi-asserted-by":"crossref","unstructured":"V. Narasiman, M. Shebanow, C.J. Lee, R. Miftakhutdinov, O. Mutlu, Y.N. Patt, Improving GPU performance via large warps and two-level warp scheduling, in: 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO, 2011, pp. 308\u2013317.","DOI":"10.1145\/2155620.2155656"},{"key":"10.1016\/j.vlsi.2026.102749_b16","series-title":"2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium","first-page":"101","article-title":"FlexPRET: A processor platform for mixed-criticality systems","author":"Zimmer","year":"2014"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102749_b17","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/MM.2021.3050962","article-title":"Klessydra-T: Designing vector coprocessors for multithreaded edge-computing cores","volume":"41","author":"Cheikh","year":"2021","journal-title":"IEEE Micro"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102749_b18","article-title":"A survey of recent prefetching techniques for processor caches","volume":"49","author":"Mittal","year":"2016","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.vlsi.2026.102749_b19","series-title":"10th International Symposium on High Performance Computer Architecture","first-page":"84","article-title":"Hardware support for prescient instruction prefetch","author":"Aamodt","year":"2004"},{"key":"10.1016\/j.vlsi.2026.102749_b20","series-title":"2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing","first-page":"1","article-title":"A mechanistic model of memory level parallelism fed with cache miss rates","author":"Wang","year":"2017"},{"key":"10.1016\/j.vlsi.2026.102749_b21","series-title":"Kintex UltraScale FPGAs data sheet: DC and AC switching characteristics (DS892)","author":"AMD Xilinx","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102749_b22","series-title":"Vivado design suite user guide: Implementation (UG904)","author":"AMD","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102749_b23","series-title":"RTL architect: Physically-aware RTL analysis","author":"Synopsys, Inc.","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102749_b24","series-title":"PrimePower: RTL to signoff power analysis","author":"Synopsys, Inc.","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102749_b25","series-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture","first-page":"958","article-title":"A RISC-V in-network accelerator for flexible high-performance low-power packet processing","author":"Di Girolamo","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102749_b26","unstructured":"Intel, DPDK Intel NIC Performance Report, Release 17.02. http:\/\/fast.dpdk.org\/doc\/perf\/DPDK_17_02_Intel_NIC_performance_report.pdf."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001045?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001045?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T17:03:20Z","timestamp":1777482200000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026001045"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":26,"alternative-id":["S0167926026001045"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102749","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A novel RISC-V core for the networking processing processor with bit-level custom instructions and thread-aware fetching architecture","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102749","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102749"}}