{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:57:13Z","timestamp":1781632633286,"version":"3.54.5"},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102750","type":"journal-article","created":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T06:34:56Z","timestamp":1777617296000},"page":"102750","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Parity-preserving reversible sequential logic for quantum systems: Miller synthesis, NCV mapping, and IBM quantum validation"],"prefix":"10.1016","volume":"109","author":[{"given":"Mojtaba","family":"Noorallahzadeh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammad","family":"Mosleh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2462-8030","authenticated-orcid":false,"given":"Seyed-Sajad","family":"Ahmadpour","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Neeraj Kumar","family":"Misra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amin","family":"Mehranzadeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohsen","family":"Chekin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102750_bib1","series-title":"CMOS VLSI Design: a Circuits and Systems Perspective","author":"Weste","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102750_bib2","series-title":"Modern VLSI Design: System-On-Chip Design","author":"Wolf","year":"2002"},{"key":"10.1016\/j.vlsi.2026.102750_bib3","series-title":"Practical Low Power Digital VLSI Design","author":"Yeap","year":"2012"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102750_bib4","doi-asserted-by":"crossref","first-page":"7896","DOI":"10.1109\/TPEL.2015.2513433","article-title":"Heat management in power converters: from state of the art to future ultrahigh efficiency systems","volume":"31","author":"Laloya","year":"2015","journal-title":"IEEE Trans. Power Electron."},{"key":"10.1016\/j.vlsi.2026.102750_bib5","series-title":"Proceedings of the 1999 International Symposium on Low Power Electronics and Design","article-title":"Technology and design challenges for low power and high performance","author":"De","year":"1999"},{"key":"10.1016\/j.vlsi.2026.102750_bib6","doi-asserted-by":"crossref","DOI":"10.1016\/j.nancom.2023.100482","article-title":"Utilizing a novel universal quantum gate in the design of fault-tolerant architecture","volume":"39","author":"Misra","year":"2024","journal-title":"Nano Commun. Networks"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102750_bib7","doi-asserted-by":"crossref","first-page":"3266","DOI":"10.1103\/PhysRevA.32.3266","article-title":"Reversible logic and quantum computers","volume":"32","author":"Peres","year":"1985","journal-title":"Phys. Rev."},{"key":"10.1016\/j.vlsi.2026.102750_bib8","article-title":"Efficient building blocks for reversible sequential circuit design","volume":"1","author":"Sastry Hari","year":"2006","journal-title":"IEEE International Midwest Symposium on Circuits and Systems"},{"key":"10.1016\/j.vlsi.2026.102750_bib9","series-title":"A Beginning in the Reversible Logic Synthesis of Sequential Circuits","author":"Thapliyal","year":"2005"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102750_bib10","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1147\/rd.176.0525","article-title":"Logical reversibility of computation","volume":"17","author":"Bennett","year":"1973","journal-title":"IBM J. Res. Dev."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102750_bib11","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1147\/rd.53.0183","article-title":"Irreversibility and heat generation in the computing process","volume":"5","author":"Landauer","year":"1961","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.vlsi.2026.102750_bib12","series-title":"Proceedings of the 40th Annual Design Automation Conference","article-title":"A transformation based algorithm for reversible logic synthesis","author":"Miller","year":"2003"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102750_bib13","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/TNANO.2009.2025038","article-title":"Reversible logic-based concurrently testable latches for molecular QCA","volume":"9","author":"Thapliyal","year":"2009","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"16","key":"10.1016\/j.vlsi.2026.102750_bib14","doi-asserted-by":"crossref","first-page":"1568","DOI":"10.1007\/s11227-025-08056-2","article-title":"Reversible and fault-tolerant vedic multiplier with low quantum cost","volume":"81","author":"Moghimi","year":"2025","journal-title":"J. Supercomput."},{"key":"10.1016\/j.vlsi.2026.102750_bib15","series-title":"2014 International Computer Science and Engineering Conference (ICSEC)","article-title":"Fault tolerant and testable designs of reversible sequential building blocks","author":"Pareek","year":"2014"},{"key":"10.1016\/j.vlsi.2026.102750_bib16","series-title":"2006 Fortieth Asilomar Conference on Signals, Systems and Computers","article-title":"Fault-tolerant reversible circuits","author":"Parhami","year":"2006"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102750_bib17","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/BF01857727","article-title":"Conservative logic","volume":"21","author":"Fredkin","year":"1982","journal-title":"Int. J. Theor. Phys."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102750_bib18","doi-asserted-by":"crossref","DOI":"10.1002\/jnm.3089","article-title":"A new design of parity preserving reversible vedic multiplier targeting emerging quantum circuits","volume":"36","author":"Noorallahzadeh","year":"2023","journal-title":"Int. J. Numer. Model. Electron. Network. Dev. Field."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102750_bib19","doi-asserted-by":"crossref","first-page":"2206","DOI":"10.1007\/s11227-019-03074-3","article-title":"Parity-preserving reversible flip-flops with low quantum cost in nanoscale","volume":"76","author":"Noorallahzadeh","year":"2020","journal-title":"J. Supercomput."},{"issue":"4","key":"10.1016\/j.vlsi.2026.102750_bib20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1877745.1877748","article-title":"Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs","volume":"6","author":"Thapliyal","year":"2010","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"6","key":"10.1016\/j.vlsi.2026.102750_bib21","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","article-title":"Synthesis of reversible logic circuits","volume":"22","author":"Shende","year":"2003","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"key":"10.1016\/j.vlsi.2026.102750_bib22","series-title":"2020 5th International Conference on Computing, Communication and Security (ICCCS)","article-title":"Implementation of quantum gates based logic circuits using IBM Qiskit","author":"haq Shaik","year":"2020"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102750_bib23","doi-asserted-by":"crossref","first-page":"4843","DOI":"10.1007\/s11227-017-2057-z","article-title":"Novel parity-preserving reversible logic array multipliers","volume":"73","author":"Valinataj","year":"2017","journal-title":"J. Supercomput."},{"key":"10.1016\/j.vlsi.2026.102750_bib24","series-title":"2011 41st IEEE International Symposium on Multiple-Valued Logic","article-title":"Two-qubit quantum gates to reduce the quantum cost of reversible circuit","author":"Rahman","year":"2011"},{"key":"10.1016\/j.vlsi.2026.102750_bib25","series-title":"Technology Mapping and Optimization for Reversible and Quantum Circuits","author":"Sasanian","year":"2012"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102750_bib26","doi-asserted-by":"crossref","first-page":"807","DOI":"10.1109\/TCAD.2005.847911","article-title":"Toffoli network synthesis with templates","volume":"24","author":"Maslov","year":"2005","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102750_bib27","article-title":"Design and analysis of parity preserving fault tolerant reversible logic shift registers using new 4\u2217 4 rr-gate","volume":"2","author":"Ranjith","year":"2013","journal-title":"development"},{"key":"10.1016\/j.vlsi.2026.102750_bib28","article-title":"A new gate for optimal fault tolerant & testable reversible sequential circuit design","author":"Pareek","year":"2014","journal-title":"arXiv preprint arXiv:1410.2373"},{"key":"10.1016\/j.vlsi.2026.102750_bib29","series-title":"2022 7th International Conference on Communication and Electronics Systems (ICCES)","article-title":"Performance comparison of parity preserving flip-flops using parity preserving gates by quantum cellular automata and verilog","author":"Suthagar","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102750_bib30","series-title":"International Symposium on VLSI Design and Test","article-title":"A methodology to design online testable reversible circuits","author":"Goswami","year":"2018"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001057?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001057?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T17:25:13Z","timestamp":1781630713000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026001057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":30,"alternative-id":["S0167926026001057"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102750","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Parity-preserving reversible sequential logic for quantum systems: Miller synthesis, NCV mapping, and IBM quantum validation","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102750","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102750"}}