{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T07:18:45Z","timestamp":1783149525685,"version":"3.54.6"},"reference-count":36,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62274052"],"award-info":[{"award-number":["62274052"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62174048"],"award-info":[{"award-number":["62174048"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62027815"],"award-info":[{"award-number":["62027815"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102756","type":"journal-article","created":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T17:02:44Z","timestamp":1777482164000},"page":"102756","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Testing method for marginal defects based on dynamic critical resistance"],"prefix":"10.1016","volume":"109","author":[{"given":"Zhiwei","family":"Shao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0831-9162","authenticated-orcid":false,"given":"Hong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"ShiChao","family":"Bai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yingchun","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102756_b1","series-title":"2024 IEEE International Test Conference","first-page":"157","article-title":"Delay monitoring under different PVT corners for test and functional operation","author":"Addepalli","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b2","series-title":"2024 IEEE International Reliability Physics Symposium","first-page":"1","article-title":"Defect mechanisms responsible for silent data errors","author":"Shamsa","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b3","series-title":"2024 IEEE International Reliability Physics Symposium","first-page":"1","article-title":"Possible origins, identification, and screening of silent data corruption in data centers","author":"Sangani","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b4","series-title":"2023 IEEE International Test Conference","first-page":"377","article-title":"Estimating the failures and silent errors rates of cpus across isas and microarchitectures","author":"Gizopoulos","year":"2023"},{"issue":"4","key":"10.1016\/j.vlsi.2026.102756_b5","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/MDAT.2023.3335195","article-title":"The future of design for test and silicon lifecycle management","volume":"41","author":"Rajski","year":"2023","journal-title":"IEEE Des. Test"},{"key":"10.1016\/j.vlsi.2026.102756_b6","series-title":"Silent data corruptions at scale","author":"Dixit","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102756_b7","doi-asserted-by":"crossref","unstructured":"Peter H Hochschild, Paul Turner, Jeffrey C Mogul, Rama Govindaraju, Parthasarathy Ranganathan, David E Culler, Amin Vahdat, Cores that don\u2019t count, in: Proceedings of the Workshop on Hot Topics in Operating Systems, 2021, pp. 9\u201316.","DOI":"10.1145\/3458336.3465297"},{"key":"10.1016\/j.vlsi.2026.102756_b8","series-title":"2023 IEEE 24th Latin American Test Symposium","first-page":"1","article-title":"Silent error corruption: The new reliability and test challenge","author":"Singh","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b9","series-title":"2023 IEEE 41st VLSI Test Symposium","first-page":"1","article-title":"Silent data errors: Sources, detection, and modeling","author":"Singh","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b10","series-title":"2023 IEEE 29th International Symposium on on-Line Testing and Robust System Design","first-page":"1","article-title":"Silent data corruptions: The stealthy saboteurs of digital integrity","author":"Papadimitriou","year":"2023"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102756_b11","doi-asserted-by":"crossref","first-page":"3072","DOI":"10.1109\/TC.2023.3285094","article-title":"Silent data corruptions: Microarchitectural perspectives","volume":"72","author":"Papadimitriou","year":"2023","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.vlsi.2026.102756_b12","series-title":"2024 IEEE European Test Symposium","first-page":"1","article-title":"Silent data corruptions in computing systems: Early predictions and large-scale measurements","author":"Gizopoulos","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b13","series-title":"2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture","first-page":"516","article-title":"Harpocrates: Breaking the silence of cpu faults through hardware-in-the-loop program generation","author":"Karystinos","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b14","series-title":"2023 IEEE 41st VLSI Test Symposium","first-page":"1","article-title":"Predicting the silent data error prone devices using machine learning","author":"Shaik","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b15","series-title":"2024 IEEE 30th International Symposium on on-Line Testing and Robust System Design","first-page":"1","article-title":"Silent data corruptions in computing: Understand and quantify","author":"Macieira","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b16","series-title":"2024 57th IEEE\/ACM International Symposium on Microarchitecture","first-page":"231","article-title":"Delayavf: Calculating architectural vulnerability factors for delay faults","author":"Deutsch","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b17","series-title":"2014 International Test Conference","first-page":"1","article-title":"Process defect trends and strategic test gaps","author":"Ryan","year":"2014"},{"key":"10.1016\/j.vlsi.2026.102756_b18","series-title":"2016 International Symposium on VLSI Design, Automation and Test","first-page":"1","article-title":"Data analytics to aid detection of marginal defects in system-level test","author":"Chen","year":"2016"},{"key":"10.1016\/j.vlsi.2026.102756_b19","series-title":"2024 IEEE International Test Conference","first-page":"253","article-title":"Effectiveness of timing-aware scan tests in targeting marginal failures and silent data errors in a data center processor","author":"Natarajan","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b20","article-title":"Strategies for detecting sources of silent data corruption","author":"Meixner","year":"2024","journal-title":"Semiconductor Engineering"},{"key":"10.1016\/j.vlsi.2026.102756_b21","article-title":"Screening for silent data errors","author":"Meixner","year":"2023","journal-title":"Semiconductor Engineering"},{"key":"10.1016\/j.vlsi.2026.102756_b22","series-title":"ACM SIGARCH","article-title":"Emerging fault modes: Challenges and research opportunities","author":"Gurumurthi","year":"2023"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102756_b23","first-page":"27","article-title":"Identifying resistive open defects in embedded cells under variations","volume":"39","author":"Najafi-Haghi","year":"2023","journal-title":"J. Electron. Test."},{"issue":"9","key":"10.1016\/j.vlsi.2026.102756_b24","doi-asserted-by":"crossref","first-page":"1396","DOI":"10.1109\/TCAD.2014.2323216","article-title":"Cell-aware test","volume":"33","author":"Hapke","year":"2014","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"10.1016\/j.vlsi.2026.102756_b25","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2020.3001259","article-title":"Defect-oriented test: Effectiveness in high volume manufacturing","volume":"40","author":"Hapke","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102756_b26","series-title":"2024 IEEE 42nd VLSI Test Symposium","first-page":"1","article-title":"Customizing ATPG user-defined stresses and tests to target cell-neighborhood-bridging defects","author":"Traynor","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b27","series-title":"2023 IEEE European Test Symposium","first-page":"1","article-title":"On using cell-aware methodology for sram bit cell testing","author":"Xhafa","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b28","series-title":"2023 International Symposium of Electronics Design Automation","first-page":"323","article-title":"Improving efficiency of cell-aware fault modeling by utilizing defect-free analog simulation","author":"Chen","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b29","series-title":"2024 IEEE 8th International Test Conference India (ITC India)","first-page":"1","article-title":"Optimized timing aware ATPG for at-speed test of cell internal faults","author":"Jain","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102756_b30","series-title":"2023 Design, Automation & Test in Europe Conference & Exhibition","first-page":"1","article-title":"Robust resistive open defect identification using machine learning with efficient feature selection","author":"Najafi-Haghi","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b31","series-title":"2023 26th Euromicro Conference on Digital System Design","first-page":"214","article-title":"Targeting different defect-oriented fault models in IC testing: an experimental approach","author":"Mirabella","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b32","series-title":"2023 IEEE International Test Conference","first-page":"111","article-title":"Robust pattern generation for small delay faults under process variations","author":"Jafarzadeh","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102756_b33","series-title":"2020 IEEE European Test Symposium","first-page":"1","article-title":"Tightening the mesh size of the cell-aware ATPG net for catching all detectable weakest faults","author":"Hu","year":"2020"},{"key":"10.1016\/j.vlsi.2026.102756_b34","series-title":"2022 IEEE International Test Conference","first-page":"185","article-title":"Efficient and robust resistive open defect detection based on unsupervised deep learning","author":"Liao","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102756_b35","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.105841","article-title":"Improvement of cell internal weak defects detection under process variation by optimizing test path and test pattern","volume":"138","author":"Zhang","year":"2023","journal-title":"Microelectron. J."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102756_b36","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/TVLSI.2022.3224361","article-title":"Path unselection for path delay fault test generation","volume":"31","author":"Pomeranz","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001112?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001112?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T06:45:15Z","timestamp":1783147515000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026001112"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":36,"alternative-id":["S0167926026001112"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102756","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Testing method for marginal defects based on dynamic critical resistance","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102756","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102756"}}