{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T11:19:06Z","timestamp":1783163946111,"version":"3.54.6"},"reference-count":31,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100019081","name":"Science and Technology Program of Hunan Province","doi-asserted-by":"publisher","award":["221100211100"],"award-info":[{"award-number":["221100211100"]}],"id":[{"id":"10.13039\/501100019081","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.vlsi.2026.102768","type":"journal-article","created":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T02:35:23Z","timestamp":1778812523000},"page":"102768","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["2.5D interposer routing based on hybrid heuristic search strategy"],"prefix":"10.1016","volume":"109","author":[{"given":"Bo","family":"Ding","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Liang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haobing","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ke","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.vlsi.2026.102768_b1","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MCSE.2017.29","article-title":"The end of moore\u2019s law: A new beginning for information technology","volume":"19","author":"Theis","year":"2017","journal-title":"Comput. Sci. Eng."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102768_b2","doi-asserted-by":"crossref","DOI":"10.1063\/1.4921463","article-title":"Heterogeneous 2.5 D integration on through silicon interposer","volume":"2","author":"Zhang","year":"2015","journal-title":"Appl. Phys. Rev."},{"issue":"2","key":"10.1016\/j.vlsi.2026.102768_b3","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/TCPMT.2022.3144461","article-title":"Recent advances and trends in advanced packaging","volume":"12","author":"Lau","year":"2022","journal-title":"IEEE Trans. Components, Packag. Manuf. Technol."},{"issue":"10","key":"10.1016\/j.vlsi.2026.102768_b4","doi-asserted-by":"crossref","first-page":"1769","DOI":"10.1109\/TVLSI.2024.3430498","article-title":"An electrical-thermal co-simulation model of chiplet heterogeneous integration systems","volume":"32","author":"Ma","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102768_b5","series-title":"2025 IEEE 75th Electronic Components and Technology Conference","first-page":"116","article-title":"Package warpage reduction for large CoWoS-R packages","author":"Hu","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102768_b6","series-title":"Semicon West","article-title":"Interposer integration through chip-on-wafer-on-substrate process (CoWoSTM)","author":"Xie","year":"2012"},{"key":"10.1016\/j.vlsi.2026.102768_b7","series-title":"2021 IEEE 71st Electronic Components and Technology Conference","first-page":"101","article-title":"Wafer level system integration of the fifth generation CoWoS\u00ae-S with high performance Si interposer at 2500 mm2","author":"Huang","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102768_b8","doi-asserted-by":"crossref","first-page":"45","DOI":"10.2197\/ipsjtsldm.10.45","article-title":"Large-scale 3D chips: Challenges and solutions for design automation, testing, and trustworthy integration","volume":"10","author":"Knechtel","year":"2017","journal-title":"IPSJ Trans. Syst. LSI Des. Methodol."},{"key":"10.1016\/j.vlsi.2026.102768_b9","doi-asserted-by":"crossref","unstructured":"Y.W. Chang, Physical design challenges in modern heterogeneous integration, in: Proceedings of the 2024 International Symposium on Physical Design, 2024, pp. 125\u2013134.","DOI":"10.1145\/3626184.3639690"},{"key":"10.1016\/j.vlsi.2026.102768_b10","doi-asserted-by":"crossref","unstructured":"B. Pu, J.S. Pak, C. Jo, S. Moon, Design of 2.5 D interposer in high bandwidth memory and through silicon via for high speed signal, in: UBM DesignCon Conference, 2019, pp. 29\u201331.","DOI":"10.36227\/techrxiv.12950261"},{"key":"10.1016\/j.vlsi.2026.102768_b11","series-title":"2020 25th Asia and South Pacific Design Automation Conference","first-page":"331","article-title":"Unified redistribution layer routing for 2.5 D IC packages","author":"Chiang","year":"2020"},{"key":"10.1016\/j.vlsi.2026.102768_b12","doi-asserted-by":"crossref","unstructured":"J. Kim, G. Murali, H. Park, E. Qin, H. Kwon, V. Chaitanya, K. Chekuri, N. Dasari, A. Singh, M. Lee, et al., Architecture, chip, and package co-design flow for 2.5 D IC design enabling heterogeneous IP reuse, in: Proceedings of the 56th Annual Design Automation Conference 2019, 2019, pp. 1\u20136.","DOI":"10.1145\/3316781.3317775"},{"key":"10.1016\/j.vlsi.2026.102768_b13","doi-asserted-by":"crossref","unstructured":"M.A. Kabir, D. Petranovic, Y. Peng, Coupling extraction and optimization for heterogeneous 2.5 D chiplet-package co-design, in: Proceedings of the 39th International Conference on Computer-Aided Design, 2020, pp. 1\u20138.","DOI":"10.1145\/3400302.3415718"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102768_b14","doi-asserted-by":"crossref","first-page":"2148","DOI":"10.1109\/TCPMT.2021.3113664","article-title":"Chiplet\/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs","volume":"11","author":"Kim","year":"2021","journal-title":"IEEE Trans. Components, Packag. Manuf. Technol."},{"key":"10.1016\/j.vlsi.2026.102768_b15","series-title":"2017 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"728","article-title":"Cost-effective design of scalable high-performance systems using active and passive interposers","author":"Stow","year":"2017"},{"key":"10.1016\/j.vlsi.2026.102768_b16","doi-asserted-by":"crossref","unstructured":"T. Yan, M.D. Wong, A correct network flow model for escape routing, in: Proceedings of the 46th Annual Design Automation Conference, 2009, pp. 332\u2013335.","DOI":"10.1145\/1629911.1630001"},{"key":"10.1016\/j.vlsi.2026.102768_b17","series-title":"2008 Asia and South Pacific Design Automation Conference","first-page":"244","article-title":"Ordered escape routing based on boolean satisfiability","author":"Luo","year":"2008"},{"key":"10.1016\/j.vlsi.2026.102768_b18","series-title":"2009 Asia and South Pacific Design Automation Conference","first-page":"594","article-title":"On using SAT to ordered escape problems","author":"Luo","year":"2009"},{"issue":"8","key":"10.1016\/j.vlsi.2026.102768_b19","doi-asserted-by":"crossref","first-page":"1510","DOI":"10.1109\/TCAD.2005.857376","article-title":"Algorithms for simultaneous escape routing and layer assignment of dense PCBs","volume":"25","author":"Ozdal","year":"2006","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102768_b20","series-title":"2021 58th ACM\/IEEE Design Automation Conference","first-page":"1141","article-title":"A complete pcb routing methodology with concurrent hierarchical routing","author":"Lin","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102768_b21","series-title":"2014 Design, Automation & Test in Europe Conference & Exhibition","first-page":"1","article-title":"Metal layer planning for silicon interposers with consideration of routability and manufacturing cost","author":"Liu","year":"2014"},{"key":"10.1016\/j.vlsi.2026.102768_b22","series-title":"2017 22nd Asia and South Pacific Design Automation Conference","first-page":"372","article-title":"Flexible interconnect in 2.5 D ICs to minimize the interposer\u2019s metal layers","author":"Seemuth","year":"2017"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102768_b23","doi-asserted-by":"crossref","first-page":"1889","DOI":"10.1109\/TVLSI.2021.3113918","article-title":"Via-avoidance-oriented interposer routing for layer minimization in 2.5-D IC designs","volume":"29","author":"Yan","year":"2021","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2026.102768_b24","series-title":"2023 60th ACM\/IEEE Design Automation Conference","first-page":"1","article-title":"Any-angle routing for redistribution layers in 2.5 D IC packages","author":"Chung","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102768_b25","doi-asserted-by":"crossref","DOI":"10.1109\/TCPMT.2024.3393930","article-title":"Layer and length-deviation limit aware interposer routing for bend and wirelength minimization","author":"Park","year":"2024","journal-title":"IEEE Trans. Components, Packag. Manuf. Technol."},{"key":"10.1016\/j.vlsi.2026.102768_b26","series-title":"2020 25th Asia and South Pacific Design Automation Conference","first-page":"351","article-title":"Chiplet-package co-design for 2.5 D systems using standard ASIC CAD tools","author":"Kabir","year":"2020"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102768_b27","doi-asserted-by":"crossref","first-page":"1352","DOI":"10.3390\/mi16121352","article-title":"A high-performance ordered routing algorithm for large-scale WLCSP with multi-capacity","volume":"16","author":"Chen","year":"2025","journal-title":"Micromachines"},{"key":"10.1016\/j.vlsi.2026.102768_b28","series-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design","first-page":"39:1","article-title":"ATPlace2.5D: Analytical thermal-aware chiplet placement framework for large-scale 2.5D-IC","author":"Wang","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102768_b29","series-title":"Design, Automation and Test in Europe Conference","first-page":"1246","article-title":"TAP-2.5D: A thermally-aware chiplet placement methodology for 2.5D systems","author":"Ma","year":"2021"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102768_b30","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/MMM.2021.3117139","article-title":"scikit-rf: An open source python package for microwave network creation, analysis, and calibration [speaker\u2019s corner]","volume":"23","author":"Arsenovic","year":"2021","journal-title":"IEEE Microw. Mag."},{"key":"10.1016\/j.vlsi.2026.102768_b31","series-title":"Advanced Design System (ADS)","author":"Keysight Technologies","year":"2026"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001239?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001239?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T10:37:26Z","timestamp":1783161446000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026001239"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":31,"alternative-id":["S0167926026001239"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102768","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"2.5D interposer routing based on hybrid heuristic search strategy","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102768","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102768"}}