{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T13:45:12Z","timestamp":1782827112855,"version":"3.54.5"},"reference-count":45,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.vlsi.2026.102795","type":"journal-article","created":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T15:50:19Z","timestamp":1782143419000},"page":"102795","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Circuit timing performance prediction under crosstalk noise interference in interconnect lines based on parameterized physics-based learning"],"prefix":"10.1016","volume":"110","author":[{"given":"Guanhua","family":"Zhu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5014-6388","authenticated-orcid":false,"given":"Huimin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"10","key":"10.1016\/j.vlsi.2026.102795_bib1","doi-asserted-by":"crossref","first-page":"4168","DOI":"10.1109\/TCSI.2022.3183296","article-title":"Accurate crosstalk noise modeling and analysis of non-identical lossy interconnections using convex optimization method","volume":"69","author":"Zahedi","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102795_bib2","first-page":"211","article-title":"Analysis, reduction and avoidance of crosstalk on VLSI chips","author":"Stoehr","year":"1998","journal-title":"Proc. Int. Symp. Phys. Des"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102795_bib3","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/16.817578","article-title":"A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design","volume":"47","author":"Eo","year":"2000","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.vlsi.2026.102795_bib4","series-title":"Proc. Int. Conf. Signal Image Process.","first-page":"368","article-title":"\u201cAn explicit model for delay and rise time for distributed RC on-chip VLSI interconnect,\u201d","author":"Datta","year":"2010"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102795_bib5","doi-asserted-by":"crossref","first-page":"1817","DOI":"10.1109\/43.811330","article-title":"Crosstalk in VLSI interconnections","volume":"18","author":"Vittal","year":"1999","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102795_bib6","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/16.249433","article-title":"\u201cClosed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs","volume":"40","author":"Sakurai","year":"1993","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102795_bib7","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/43.905677","article-title":"Delay and current estimation in a CMOS inverter with an RC load","volume":"20","author":"Hafed","year":"2001","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102795_bib8","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1109\/TCAD.2003.810741","article-title":"Accurate crosstalk noise modeling for early signal integrity analysis","volume":"22","author":"Ding","year":"2003","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102795_bib9","doi-asserted-by":"crossref","first-page":"1212","DOI":"10.1016\/j.mejo.2009.04.004","article-title":"A new and efficient approach for estimating the accurate time-domain response of single and capacitive coupled distributed RC interconnects","volume":"40","author":"Maso\u03bcmi","year":"2009","journal-title":"Microelectron. J."},{"issue":"5","key":"10.1016\/j.vlsi.2026.102795_bib10","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1109\/43.920682","article-title":"RC delay metrics for performance optimization","volume":"20","author":"Alpert","year":"2001","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"issue":"8","key":"10.1016\/j.vlsi.2026.102795_bib11","doi-asserted-by":"crossref","first-page":"1256","DOI":"10.1109\/TCAD.2004.831568","article-title":"Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits","volume":"23","author":"Bai","year":"2004","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"key":"10.1016\/j.vlsi.2026.102795_bib12","series-title":"2023 IEEE 32nd Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), Milpitas, CA, USA","first-page":"1","article-title":"\u201cCrosstalk Mitigated On-chip Interconnect Design for High-speed Network-on-Chip (NoC) of Full Wafer Scale Chip (FWSC),\u201d","author":"Kim","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102795_bib13","series-title":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings","first-page":"93","article-title":"Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing","author":"Zhang","year":"2004"},{"key":"10.1016\/j.vlsi.2026.102795_bib14","first-page":"1","article-title":"A reflection and crosstalk canceling continuous-time linear equalizer for high-speed DDR SDRAM","author":"Hong","year":"2021","journal-title":"Symposium on VLSI Circuits IEEE"},{"key":"10.1016\/j.vlsi.2026.102795_bib15","series-title":"Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455), Yokohama, Japan","first-page":"109","article-title":"Reducing bus delay in submicron technology using coding","author":"Sotiriadis","year":"2001"},{"key":"10.1016\/j.vlsi.2026.102795_bib16","series-title":"2025 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA","first-page":"588","article-title":"A 64Gb\/s\/wire 10.5Tb\/s\/mm\/Layer single-ended simultaneous Bi-Directional transceiver with echo and crosstalk cancellation for a die-to-die interface in 28nm CMOS","author":"Wang","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102795_bib17","doi-asserted-by":"crossref","first-page":"164998","DOI":"10.1109\/ACCESS.2025.3612283","article-title":"Stacked-Via metal wall suppressing global flying crosstalk validated in RF switch circuits in 45 nm SOI","volume":"13","author":"Hao","year":"2025","journal-title":"IEEE Access"},{"key":"10.1016\/j.vlsi.2026.102795_bib18","series-title":"2022 11th International Conference on Communications, Circuits and Systems (ICCCAS), Singapore, Singapore","first-page":"136","article-title":"Analysis and cancellation of crosstalk in multi-channel Pipelined-SAR ADCs","author":"Wu","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102795_bib19","series-title":"2017 European Conference on Circuit Theory and Design (ECCTD), Catania, Italy","article-title":"Elmore delay in the fractional order domain","author":"Soltan","year":"2017"},{"issue":"2","key":"10.1016\/j.vlsi.2026.102795_bib20","doi-asserted-by":"crossref","first-page":"640","DOI":"10.1109\/TED.2024.3514812","article-title":"FRAM array: a device and circuit interaction study at advanced technology nodes","volume":"72","author":"Cui","year":"2025","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.vlsi.2026.102795_bib21","series-title":"2023 IEEE East-West Design & Test Symposium (EWDTS), Batumi, Georgia","first-page":"1","article-title":"Crosstalk prediction in integrated circuits based on machine learning techniques","author":"Abgaryan","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102795_bib22","series-title":"2025 IEEE International Symposium on Circuits and Systems (ISCAS), London, United Kingdom","first-page":"1","article-title":"Machine learning for improving timing accuracy","author":"Riahi","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102795_bib23","series-title":"2022 ACM\/IEEE 4th Workshop on Machine Learning for CAD (MLCAD), UT, USA","first-page":"63","article-title":"XT-PRAGGMA: crosstalk pessimism reduction achieved with GPU gate-level simulations and machine learning","author":"Chhabria","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102795_bib24","series-title":"2020 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), San Diego, CA, USA","first-page":"1","article-title":"Routing-free crosstalk prediction","author":"Liang","year":"2020"},{"key":"10.1016\/j.vlsi.2026.102795_bib25","doi-asserted-by":"crossref","first-page":"161557","DOI":"10.1109\/ACCESS.2024.3488717","article-title":"Reinforcement learning-based delay line design for crosstalk minimization","volume":"12","author":"Jung","year":"2024","journal-title":"IEEE Access"},{"key":"10.1016\/j.vlsi.2026.102795_bib26","series-title":"Proc. 33rd IEEE Int. Conf. Comput. Design (ICCD), New York, NY, USA","first-page":"244","article-title":"A pre-search assisted ILP approach to analog integrated circuit routing","author":"Wu","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102795_bib27","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1016\/j.vlsi.2020.11.006","article-title":"Review: machine learning techniques in analog\/RF integrated circuit design, synthesis, layout, and test","volume":"77","author":"Afacan","year":"2021","journal-title":"Integrat. VLSI J."},{"key":"10.1016\/j.vlsi.2026.102795_bib28","series-title":"2015 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP), San Francisco, CA, USA","first-page":"1","article-title":"SI for free: machine learning of interconnect coupling delay and transition effects","author":"Kahng","year":"2015"},{"key":"10.1016\/j.vlsi.2026.102795_bib29","series-title":"2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST), Bremen, Germany","first-page":"1","article-title":"Learning-based On-Chip parallel interconnect delay estimation","author":"Najafi","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102795_bib30","series-title":"2022 20th IEEE Interregional NEWCAS Conference (NEWCAS), Quebec City","first-page":"455","article-title":"Automatic timing ECO using stage-based path delay prediction","author":"Yang","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102795_bib31","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1016\/j.vlsi.2023.02.011","article-title":"Machine learning application for cell delay accuracy improvement at post-placement stage: a case study for combinational cells","volume":"90","author":"Attaoui","year":"2023","journal-title":"Integrat. VLSI J."},{"issue":"1","key":"10.1016\/j.vlsi.2026.102795_bib32","first-page":"25","article-title":"A machine learning approach to improving timing consistency between global route and detailed route","volume":"29","author":"Chhabria","year":"2023","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.vlsi.2026.102795_bib33","series-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC), San Francisco, CA, USA","first-page":"1","article-title":"Fast and accurate wire timing estimation on tree and non-tree net structures","author":"Cheng","year":"2020"},{"key":"10.1016\/j.vlsi.2026.102795_bib34","series-title":"Data Dependence of Delay Distribution for a Planar Bus","first-page":"409","author":"Moll","year":"2009"},{"key":"10.1016\/j.vlsi.2026.102795_bib35","series-title":"Static Timing Analysis and Modelling of Integrated Circuits","first-page":"129","author":"Liu","year":"2016"},{"key":"10.1016\/j.vlsi.2026.102795_bib36","doi-asserted-by":"crossref","first-page":"422","DOI":"10.1557\/s43579-025-00722-z","article-title":"Optimization of triangular CNT interconnects for integrated circuits","volume":"15","author":"Seshasai","year":"2025","journal-title":"MRS Commun."},{"key":"10.1016\/j.vlsi.2026.102795_bib37","first-page":"3539","article-title":"Optimal segmentation of Cu\u2013CNT interconnects. Multiscale and multidiscip","volume":"7","author":"Seshasai","year":"2024","journal-title":"Model. Exp. and Des."},{"key":"10.1016\/j.vlsi.2026.102795_bib38","series-title":"Fast and Accurate Wire Timing Estimation Based on Graph Learning","author":"Ye","year":"2023"},{"key":"10.1016\/j.vlsi.2026.102795_bib39","series-title":"Graphcad: Leveraging Graph Neural Networks for Accuracy Prediction Handling crosstalk-affected Delays","author":"Liu","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102795_bib40","series-title":"2025 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), Munich, Germany","first-page":"1","article-title":"ChronoTE: Crosstalk-aware timing estimation for routing optimization via edge-enhanced GNNs","author":"Jin","year":"2025"},{"issue":"6","key":"10.1016\/j.vlsi.2026.102795_bib45","doi-asserted-by":"crossref","DOI":"10.1109\/TNN.1997.641482","article-title":"The nature of statistical learning theory","volume":"8","author":"Cherkassky","year":"1997","journal-title":"IEEE Trans. Neural Network."},{"key":"10.1016\/j.vlsi.2026.102795_bib41","doi-asserted-by":"crossref","first-page":"7017","DOI":"10.1007\/s11664-021-09218-7","article-title":"Crosstalk analysis of triangular CNT bundle interconnects","volume":"50","author":"Sathyakam","year":"2021","journal-title":"J. Electron. Mater."},{"key":"10.1016\/j.vlsi.2026.102795_bib42","series-title":"Design and Crosstalk Analysis in Carbon Nanotube Interconnects","author":"Sathyakam","year":"2021"},{"issue":"1","key":"10.1016\/j.vlsi.2026.102795_bib43","article-title":"Reducing crosstalk induced delay and peak noise in carbon nanotube interconnects","volume":"14","author":"Uma Sathyakam","year":"2018","journal-title":"Curr. Nanosci."},{"key":"10.1016\/j.vlsi.2026.102795_bib44","series-title":"2016 3rd International Conference on Emerging Electronics","first-page":"1","article-title":"Triangular CNT bundles as VLSI interconnects","author":"Sathyakam","year":"2016"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001501?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001501?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T12:52:59Z","timestamp":1782823979000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026001501"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":45,"alternative-id":["S0167926026001501"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102795","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Circuit timing performance prediction under crosstalk noise interference in interconnect lines based on parameterized physics-based learning","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102795","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102795"}}