{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T20:28:56Z","timestamp":1783628936564,"version":"3.55.0"},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2026,11]]},"DOI":"10.1016\/j.vlsi.2026.102815","type":"journal-article","created":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:39:36Z","timestamp":1783528776000},"page":"102815","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["TOGLAS: Transistor-level OpAmp design Generation with Large language model-Assisted hierarchical topology Synthesis"],"prefix":"10.1016","volume":"111","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1777-2686","authenticated-orcid":false,"given":"Jinglin","family":"Han","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2244-5855","authenticated-orcid":false,"given":"Yanxi","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4768-7519","authenticated-orcid":false,"given":"Yue","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2006-408X","authenticated-orcid":false,"given":"Peng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2026.102815_b1","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1016\/j.engappai.2019.01.012","article-title":"Analog circuit topology synthesis by means of evolutionary computation","volume":"80","author":"Rojec","year":"2019","journal-title":"Eng. Appl. Artif. Intell."},{"key":"10.1016\/j.vlsi.2026.102815_b2","doi-asserted-by":"crossref","DOI":"10.1145\/3754339","article-title":"Analog and mixed-signal ic modeling and optimization: An artificial intelligence perspective","author":"Golzan","year":"2025","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.vlsi.2026.102815_b3","series-title":"2021 58th ACM\/IEEE Design Automation Conference","first-page":"517","article-title":"Automated compensation scheme design for operational amplifier via bayesian optimization","author":"Lu","year":"2021"},{"key":"10.1016\/j.vlsi.2026.102815_b4","series-title":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","first-page":"142","article-title":"Topology optimization of operational amplifier in continuous space via graph embedding","author":"Lu","year":"2022"},{"key":"10.1016\/j.vlsi.2026.102815_b5","series-title":"Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design","first-page":"1","article-title":"Tso-flow: A topology synthesis and optimization workflow for operational amplifiers with invertible graph generative model","author":"Han","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102815_b6","series-title":"Cktgnn: Circuit graph neural network for electronic design automation","author":"Dong","year":"2023"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102815_b7","first-page":"4389","article-title":"High-level topology synthesis method for \u03b4\u2212\u03c3 modulators via bi-level Bayesian optimization","volume":"70","author":"Lu","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"12","key":"10.1016\/j.vlsi.2026.102815_b8","doi-asserted-by":"crossref","first-page":"4378","DOI":"10.1109\/TCAD.2023.3296374","article-title":"Automatic op-amp generation from specification to layout","volume":"42","author":"Lu","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102815_b9","series-title":"2023 24th International Symposium on Quality Electronic Design","first-page":"1","article-title":"Total: Topology optimization of operational amplifier via reinforcement learning","author":"Chen","year":"2023"},{"issue":"3","key":"10.1016\/j.vlsi.2026.102815_b10","doi-asserted-by":"crossref","first-page":"1193","DOI":"10.1109\/TCAD.2024.3463534","article-title":"Atom: An automatic topology synthesis framework for operational amplifiers","volume":"44","author":"Shen","year":"2024","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.vlsi.2026.102815_b11","series-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","first-page":"1","article-title":"Graph-transformer-based surrogate model for accelerated converter circuit topology design","author":"Fan","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102815_b12","first-page":"379","article-title":"Analogcoder: Analog circuit design via training-free code generation","volume":"Vol. 39","author":"Lai","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102815_b13","series-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","first-page":"1","article-title":"Artisan: Automated operational amplifier design via domain-specific large language model","author":"Chen","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102815_b14","series-title":"Ampagent: An llm-based multi-agent system for multi-stage amplifier schematic design from literature for process and performance porting","author":"Liu","year":"2024"},{"issue":"11","key":"10.1016\/j.vlsi.2026.102815_b15","doi-asserted-by":"crossref","first-page":"4516","DOI":"10.1109\/TCSI.2023.3295737","article-title":"Angel: Fully-automated analog circuit generator using a neural network assisted semi-supervised learning approach","volume":"70","author":"Fayazi","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.vlsi.2026.102815_b16","series-title":"Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design","first-page":"1","article-title":"Ado-llm: Analog design bayesian optimization with in-context learning of large language models","author":"Yin","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102815_b17","article-title":"D-vae: A variational autoencoder for directed acyclic graphs","volume":"32","author":"Zhang","year":"2019","journal-title":"Adv. Neural Inf. Process. Syst."},{"issue":"57","key":"10.1016\/j.vlsi.2026.102815_b18","first-page":"1","article-title":"Normalizing flows for probabilistic modeling and inference","volume":"22","author":"Papamakarios","year":"2021","journal-title":"J. Mach. Learn. Res."},{"key":"10.1016\/j.vlsi.2026.102815_b19","series-title":"Proceedings of the 30th Asia and South Pacific Design Automation Conference","first-page":"197","article-title":"Analog circuit transfer method across technology nodes via transistor behavior","author":"Zhi","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102815_b20","series-title":"2025 62nd ACM\/IEEE Design Automation Conference","first-page":"1","article-title":"Decoupling analog circuit representation from technology for behavior-centric optimization","author":"Li","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102815_b21","series-title":"2025 International Symposium of Electronics Design Automation","first-page":"157","article-title":"Llmacd: An llm-based analog circuit designer driven by behavior parameters","author":"Xu","year":"2025"},{"key":"10.1016\/j.vlsi.2026.102815_b22","article-title":"Scalable global optimization via local bayesian optimization","volume":"32","author":"Eriksson","year":"2019","journal-title":"Adv. Neural Inf. Process. Syst."},{"key":"10.1016\/j.vlsi.2026.102815_b23","series-title":"Auto-encoding variational bayes","author":"Kingma","year":"2013"},{"key":"10.1016\/j.vlsi.2026.102815_b24","series-title":"2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)","first-page":"1","article-title":"A data-driven analog circuit synthesizer with automatic topology selection and sizing","author":"Poddar","year":"2024"},{"key":"10.1016\/j.vlsi.2026.102815_b25","series-title":"2025 Design, Automation & Test in Europe Conference (DATE)","first-page":"1","article-title":"Tpc-gan: Batch topology synthesis for performance-compliant operational amplifiers using generative adversarial networks","author":"Leng","year":"2025"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001707?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926026001707?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T20:05:55Z","timestamp":1783627555000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926026001707"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,11]]},"references-count":25,"alternative-id":["S0167926026001707"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102815","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2026,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"TOGLAS: Transistor-level OpAmp design Generation with Large language model-Assisted hierarchical topology Synthesis","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2026.102815","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"102815"}}