{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T17:14:13Z","timestamp":1649178853126},"reference-count":20,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[1998,6,1]],"date-time":"1998-06-01T00:00:00Z","timestamp":896659200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information Processing Letters"],"published-print":{"date-parts":[[1998,6]]},"DOI":"10.1016\/s0020-0190(98)00063-5","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T17:32:24Z","timestamp":1049736744000},"page":"263-268","source":"Crossref","is-referenced-by-count":0,"title":["The economics of large-memory computations"],"prefix":"10.1016","volume":"66","author":[{"given":"Clark D","family":"Thomborson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0020-0190(98)00063-5_BIB1","series-title":"Proc. 7th Annual Symposium on Parallel Algorithms and Architectures","first-page":"95","article-title":"LogGP: Incorporating long messages into the LogP model","author":"Alexandrov","year":"1995"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB2","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1007\/BF01185206","article-title":"The uniform memory hierarchy model of computation","volume":"12","author":"Alpern","year":"1994","journal-title":"Algorithmica"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB3","unstructured":"B. Alpern, L. Carter, Towards a model for portable parallel performance: Exposing the memory hierarchy, in: T. Hey, J. Ferrante (Eds.), Portability and Performance for Parallel Processing, John Wiley and Sons, to appear."},{"key":"10.1016\/S0020-0190(98)00063-5_BIB4","series-title":"Proc. 4th ACM SIGPLAN Symposium on Principles and Practices of Parallel Programming","first-page":"1","article-title":"LogP: Towards a realistic model of parallel computation","author":"Culler","year":"1993"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB5","series-title":"Origin2000 (tm) performance tuning and optimization","article-title":"Silicon Graphics","author":"Fier","year":"1996-1996"},{"issue":"2","key":"10.1016\/S0020-0190(98)00063-5_BIB6","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1006\/jpdc.1996.0010","article-title":"C3: An architecture-independent model for coarse-grained parallel machines","volume":"32","author":"Hambrusch","year":"1996","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/S0020-0190(98)00063-5_BIB7","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"issue":"10","key":"10.1016\/S0020-0190(98)00063-5_BIB8","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1109\/12.543711","article-title":"An analytical model for designing memory hierarchies","volume":"45","author":"Jacob","year":"1996","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0020-0190(98)00063-5_BIB9","series-title":"Proc. Eighth Annual ACM-SIAM Symposium on Discrete Algorithms","first-page":"370","article-title":"The influence of caches on the performance of sorting","author":"LaMarca","year":"1997"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB10","first-page":"19","article-title":"A survey of memory bandwidth and machine balance in current high performance computers","author":"McCalpin","year":"1995","journal-title":"IEEE TCCA Newsletter"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB11","series-title":"lmbench homepage","author":"McVoy","year":"1997-1997"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB12","series-title":"Proc. Winter 1996 Usenix Conf.","first-page":"279","article-title":"lmbench: portable tools for performance analysis","author":"McVoy","year":"1996"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB13","unstructured":"nStor Corporation, Private communication, January 1998."},{"key":"10.1016\/S0020-0190(98)00063-5_BIB14","article-title":"NAS parallel benchmark (version 1.0) results 11\u2013;96","author":"Saini","year":"1996"},{"issue":"12","key":"10.1016\/S0020-0190(98)00063-5_BIB15","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/2.546608","article-title":"arallelizing a GIS on a shared address space architecture","volume":"29","author":"Shekhar","year":"1996","journal-title":"IEEE Computer"},{"issue":"10","key":"10.1016\/S0020-0190(98)00063-5_BIB16","first-page":"19","article-title":"It's the memory, stupid!","volume":"10","author":"Sites","year":"1996","journal-title":"Microprocessor Report"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB17","article-title":"When virtual memory isn't enough","author":"Thomborson","year":"1996"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB18","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1007\/BF01185208","article-title":"Algorithms for parallel memory, II: Hierarchical multilevel memories","volume":"12","author":"Vitter","year":"1994","journal-title":"Algorithmica"},{"key":"10.1016\/S0020-0190(98)00063-5_BIB19","doi-asserted-by":"crossref","DOI":"10.21236\/ADA388608","article-title":"Cost-effective parallel computing","author":"Wood","year":"1994"},{"issue":"1","key":"10.1016\/S0020-0190(98)00063-5_BIB20","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/216585.216588","article-title":"Hitting the memory wall: implications of the obvious","volume":"23","author":"Wulf","year":"1995","journal-title":"Computer Architecture News"}],"container-title":["Information Processing Letters"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0020019098000635?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0020019098000635?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,23]],"date-time":"2019-04-23T22:27:56Z","timestamp":1556058476000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0020019098000635"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,6]]},"references-count":20,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1998,6]]}},"alternative-id":["S0020019098000635"],"URL":"https:\/\/doi.org\/10.1016\/s0020-0190(98)00063-5","relation":{},"ISSN":["0020-0190"],"issn-type":[{"value":"0020-0190","type":"print"}],"subject":[],"published":{"date-parts":[[1998,6]]}}}