{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T17:08:04Z","timestamp":1649005684566},"reference-count":6,"publisher":"Elsevier BV","issue":"1-4","license":[{"start":{"date-parts":[[2001,2,1]],"date-time":"2001-02-01T00:00:00Z","timestamp":980985600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Information Sciences"],"published-print":{"date-parts":[[2001,2]]},"DOI":"10.1016\/s0020-0255(01)00068-8","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T11:14:57Z","timestamp":1027595697000},"page":"67-82","source":"Crossref","is-referenced-by-count":9,"title":["Signalling techniques and their effect on neural network implementation sizes"],"prefix":"10.1016","volume":"132","author":[{"given":"B","family":"Roche","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.M","family":"Mc Ginnity","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.P","family":"Maguire","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.J","family":"Mc Daid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0020-0255(01)00068-8_BIB1","doi-asserted-by":"crossref","unstructured":"J. Bailey, D. Hammerstrom, Why VLSI implementations of associative VLCN's require connection multiplexing, in: Proceedings of the International Conference on Neural Networks, vol. 2, San Diego, CA, 1988, pp. 173\u2013180","DOI":"10.1109\/ICNN.1988.23926"},{"key":"10.1016\/S0020-0255(01)00068-8_BIB2","unstructured":"T.M. Mc Ginnity, B. Roche, L.P. Maguire, L.J. Mc Daid, Novel architecture and synapse design for hardware implementations of neural networks, vol. 24, No. 1\/2 (special issue), Int. J. Comput. Electrical Eng. (Special Issue on Implementing Intelligence on Silicon Integrated Circuits, Part II: New Architectures and Algorithms, Pergamon) 24 (1\/2) (1998) 75\u201388"},{"issue":"4","key":"10.1016\/S0020-0255(01)00068-8_BIB3","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1109\/JSSC.1968.1049925","article-title":"A precise four-quadrant multiplier with subnanosecond response","volume":"SC-3","author":"Gilbert","year":"1968","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/S0020-0255(01)00068-8_BIB4","first-page":"437","article-title":"CMOS implementation of analogue Hebbian synaptic learning circuits","volume":"1","author":"Schneider","year":"1991","journal-title":"Proc. Int. Joint Conf. Neural Networks"},{"key":"10.1016\/S0020-0255(01)00068-8_BIB5","first-page":"105","article-title":"How neural networks learn from experience","author":"Hinton","year":"1992","journal-title":"Sci. Am."},{"key":"10.1016\/S0020-0255(01)00068-8_BIB6","unstructured":"J.P. Uyemura, Physical Design of CMOS Integrated Circuits, PWS Publishing, 1995"}],"container-title":["Information Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0020025501000688?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0020025501000688?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T02:24:23Z","timestamp":1556763863000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0020025501000688"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,2]]},"references-count":6,"journal-issue":{"issue":"1-4","published-print":{"date-parts":[[2001,2]]}},"alternative-id":["S0020025501000688"],"URL":"https:\/\/doi.org\/10.1016\/s0020-0255(01)00068-8","relation":{},"ISSN":["0020-0255"],"issn-type":[{"value":"0020-0255","type":"print"}],"subject":[],"published":{"date-parts":[[2001,2]]}}}