{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T13:06:38Z","timestamp":1747141598273},"reference-count":29,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,8,22]],"date-time":"2013-08-22T00:00:00Z","timestamp":1377129600000},"content-version":"vor","delay-in-days":3827,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Computer and System Sciences"],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1016\/s0022-0000(03)00002-3","type":"journal-article","created":{"date-parts":[[2003,4,30]],"date-time":"2003-04-30T23:27:29Z","timestamp":1051745249000},"page":"293-315","source":"Crossref","is-referenced-by-count":2,"title":["TTL: a modular language for hardware\/software systems design"],"prefix":"10.1016","volume":"66","author":[{"given":"Vincenza","family":"Carchiolo","sequence":"first","affiliation":[]},{"given":"Michele","family":"Malgeri","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Mangioni","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0022-0000(03)00002-3_BIB1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/BF01384047","article-title":"An exercise in the automatic verification of asynchronous design","volume":"4","author":"Bailey","year":"1994","journal-title":"Formal Methods System Des."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB2","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0167-6423(92)90005-V","article-title":"The esterel synchronous programming language: design, semantics, implementation","volume":"79","author":"Berry","year":"1992","journal-title":"Sci. Comput. Programming"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB3","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1016\/0169-7552(87)90085-7","article-title":"Introduction to the ISO specification language LOTOS","volume":"14","author":"Bolognesi","year":"1987","journal-title":"Comput. Networks ISD Systems"},{"issue":"11","key":"10.1016\/S0022-0000(03)00002-3_BIB4","doi-asserted-by":"crossref","first-page":"949","DOI":"10.1109\/TC.1986.1676697","article-title":"A lotos specification of the proway highway service","volume":"35","author":"Carchiolo","year":"1986","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB5","unstructured":"V. Carchiolo, M. Malgeri, G. Mangioni, Using circal for real time system specification, in: Proceedings of TAU95, Seattle (USA), November 1995."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB6","unstructured":"V. Carchiolo, M. Malgeri, G. Mangioni, TTL: A LOTOS extension for system description, in: Proceedings of Basys \u201996, Lisboa, Portugal, 1996."},{"issue":"4","key":"10.1016\/S0022-0000(03)00002-3_BIB7","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1155\/1998\/18340","article-title":"Formal codesign methodology with multistep partitioning","volume":"7","author":"Carchiolo","year":"1998","journal-title":"VLSI Des. J."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB8","unstructured":"V. Carchiolo, M. Malgeri, G. Mangioni, TTL a language for system design: Syntax and semantics, Technical Report No. IIT-1999-TS, 1999."},{"issue":"3","key":"10.1016\/S0022-0000(03)00002-3_BIB9","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1145\/348019.348093","article-title":"Hardware\/software synthesis of formal specifications in codesign of embedded systems","volume":"5","author":"Carchiolo","year":"2000","journal-title":"ACM Trans. Des. Automation Electron. System"},{"issue":"2","key":"10.1016\/S0022-0000(03)00002-3_BIB10","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1145\/63264.63402","article-title":"Eccs and lips two languages for osi systems specification and verification","volume":"11","author":"Carchiolo","year":"1989","journal-title":"ACM Trans. Programming Languages Systems"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB11","doi-asserted-by":"crossref","unstructured":"M. Chiodo, P. Giusto, A. Jureska, H.C. Hsieh, A. Sangiovanni-Vincentelli, L. Lavagno, A formal specification model for hardware\/software codesign, in: Proceeding of International Workshop on Hardware\u2013Software Codesign, Boston, September 1993.","DOI":"10.1109\/40.296155"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB12","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.296155","article-title":"Hardware\u2013software codesign of embedded systems","volume":"14","author":"Chiodo","year":"1994","journal-title":"IEEE Micro"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB13","series-title":"Fundamentals of Algebraic Specifications, 1 EATCS Monographs on Computer Science","author":"Mahr","year":"1985"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB14","doi-asserted-by":"crossref","unstructured":"M. Faci, L. Logrippo, Specifying hardware systems in lotos, in: Proceedings of CHDL93, North-Holland, Amsterdam, Nederlands, April 1993 (11) 305\u2013312.","DOI":"10.1016\/B978-0-444-81641-2.50028-9"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB15","doi-asserted-by":"crossref","unstructured":"R.K. Gupta, C.N. Coelho Jr, Giovanni De Micheli, Program implementation schemes for hardware\u2013software systems, IEEE Comput. 27 (1994) 48\u201355.","DOI":"10.1109\/2.248880"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB16","doi-asserted-by":"crossref","unstructured":"J. He, K.J. Turner, Protocol-inspired hardware testing, in: Proceedings of IWTCS-XII (12th Conference on Testing Communication System), Budapest, September 1999, Kluwer, Dordrecht, 1999, pp. 131\u2013147.","DOI":"10.1007\/978-0-387-35567-2_9"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB17","doi-asserted-by":"crossref","unstructured":"J. He, K.J. Turner, Specification and verification of synchronous hardware using LOTOS, in: Proceedings of FORTE-XII-PSTV-XIX, Kluwer, Dordrecht, October 1999, pp. 295\u2013312.","DOI":"10.1007\/978-0-387-35578-8_17"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB18","series-title":"Communicating Sequential Processes, International Series in Computer Science","author":"Hoare","year":"1985"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB19","unstructured":"ISO-IS-8807, Information Processing Systems, Open System Interconnection, LOTOS, A Formal Description Technique Based on the Temporal Ordering of Observational Behavior, ISO, June 1988."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB20","unstructured":"ISO-IS-9074, Information Processing Systems, Open System Interconnection, ESTELLE, A Formal Description Technique Based on an Extended State Transition Model, ISO."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB21","unstructured":"ISO\/IEC 15437: 2001 Information Technology\u2014Enhancements to LOTOS (E-LOTOS)."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB22","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1007\/s001650050015","article-title":"A formal definition of time in LOTOS","volume":"10","author":"Leonard","year":"1998","journal-title":"Formal Aspects Comput."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB23","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.296153","article-title":"Computer-aided hardware\u2013software codesign","volume":"14","author":"De Micheli","year":"1994","journal-title":"IEEE Micro"},{"issue":"2","key":"10.1016\/S0022-0000(03)00002-3_BIB24","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1145\/3318.3322","article-title":"CIRCAL and the representation of communication, concurrency, and time","volume":"7","author":"Milne","year":"1985","journal-title":"ACM Trans. Programming Languages Systems"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB25","doi-asserted-by":"crossref","unstructured":"R. Milner, A Calculus of Communicating Systems, Lecture Notes in Computer Science, Vol. 92, Springer, New York, 1980.","DOI":"10.1007\/3-540-10235-3"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB26","unstructured":"J. Quemada, A. Fernandez, Introduction of quantitative relative time into LOTOS, in: IFIP Workshop on protocol Specification, Testing and Verification, Vol. 7, North-Holland, Amsterdam, 1987."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB27","doi-asserted-by":"crossref","unstructured":"J. Quemada, S. Paven, A. Fernandez, State exploration by transformation with LOLA, Workshop on Automatic Verification Methods for Finite State Systems, June 1989.","DOI":"10.1007\/3-540-52148-8_25"},{"key":"10.1016\/S0022-0000(03)00002-3_BIB28","unstructured":"IEEE std 1076-1987, Standard VHDL Language Reference Manual, IEEE, New York, 1988."},{"key":"10.1016\/S0022-0000(03)00002-3_BIB29","unstructured":"E. Sternheim, R. Singh, R. Madhaven, Y. Trivedi, Digital Design and Synthesis with Verilog HDL, Automata Publishing Company, San Jose, CA, 1993."}],"container-title":["Journal of Computer and System Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0022000003000023?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0022000003000023?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T19:29:10Z","timestamp":1584473350000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0022000003000023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,3]]}},"alternative-id":["S0022000003000023"],"URL":"https:\/\/doi.org\/10.1016\/s0022-0000(03)00002-3","relation":{},"ISSN":["0022-0000"],"issn-type":[{"value":"0022-0000","type":"print"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}