{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:02:36Z","timestamp":1720224156747},"reference-count":16,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0026-2692(02)00124-6","type":"journal-article","created":{"date-parts":[[2003,1,30]],"date-time":"2003-01-30T17:32:20Z","timestamp":1043947940000},"page":"3-21","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"title":["Parallel testing of multi-port static random access memories"],"prefix":"10.1016","volume":"34","author":[{"given":"F.","family":"Karimi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Irrinki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Crosby","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2692(02)00124-6_BIB1","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1109\/VTEST.2000.843858","article-title":"Detection of inter-port faults in multi-port static random access memories","volume":"May","author":"Zhao","year":"2000","journal-title":"IEEE VLSI Test Symposium, Montreal"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB2","first-page":"62","article-title":"An efficient test method for embedded multi-port RAM with BIST circuitry","volume":"August","author":"Matsumura","year":"1995","journal-title":"IEEE International Workshop on Memory Technology, Design and Testing, San Jose, CA"},{"issue":"1","key":"10.1016\/S0026-2692(02)00124-6_BIB3","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/92.365454","article-title":"Testing complex coupling faults","volume":"3","author":"Nicolaidis","year":"1995","journal-title":"IEEE Transactions on Very Large Scale Integration System"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB4","unstructured":"ASIC\/IC Design-for-Test Process Guide, V8.6_1, Technote, Mentor Graphics, December 1997, pp. 8-41\u20138-44."},{"key":"10.1016\/S0026-2692(02)00124-6_BIB5","unstructured":"Using memBIST-IC, software Version 2.10, LogicVision, May 1998."},{"key":"10.1016\/S0026-2692(02)00124-6_BIB6","unstructured":"Memory Testing Programs, LSI Logic, April 1998."},{"key":"10.1016\/S0026-2692(02)00124-6_BIB7","unstructured":"RAMBIST Generation Tool: lsiRAMBIST, LSI Logic, April 1998."},{"key":"10.1016\/S0026-2692(02)00124-6_BIB8","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/VTEST.1996.510868","article-title":"March LR: a test for realistic linked faults","author":"Van de Goor","year":"1996","journal-title":"IEEE 14th VLSI Test Symposium"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB9","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.199799","article-title":"Using march tests to test SRAMs","volume":"March","author":"Van de Goor","year":"1993","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB10","first-page":"398","article-title":"Built-in self-test for multi-port RAMs","volume":"November","author":"Wu","year":"1997","journal-title":"Asian Test Symposium, Akita, Japan"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB11","first-page":"401","article-title":"Fault models and tests for two-port memories","volume":"April","author":"Van de Goor","year":"1998","journal-title":"IEEE VTS Symposium, Monterey, CA"},{"issue":"3","key":"10.1016\/S0026-2692(02)00124-6_BIB12","doi-asserted-by":"crossref","DOI":"10.1049\/ip-cds:19971147","article-title":"March U: a test for unlinked memory faults","volume":"144","author":"Van de Goor","year":"1997","journal-title":"IEEE Proceedings on Circuits Devices System"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB13","unstructured":"J. Zhao, Evaluations of memory testing tools, Technical Report, LSI Logic, August 1998."},{"key":"10.1016\/S0026-2692(02)00124-6_BIB14","first-page":"68","article-title":"A 5Gb\/s 9-port application specific SRAM with built-in self test","volume":"August","author":"Wood","year":"1995","journal-title":"IEEE International Workshop on Memory Technology, Design and Testing, San Jose, CA"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB15","first-page":"71","article-title":"An open notation for memory tests","volume":"August","author":"Offerman","year":"1997","journal-title":"IEEE International Workshop on Memory Technology, Design and Testing, San Jose, CA"},{"key":"10.1016\/S0026-2692(02)00124-6_BIB16","first-page":"362","article-title":"Dual port static RAM testing","author":"Raposa","year":"1988","journal-title":"IEEE International Test Conference"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269202001246?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269202001246?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T18:20:25Z","timestamp":1720203625000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269202001246"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0026269202001246"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2692(02)00124-6","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2003,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Parallel testing of multi-port static random access memories","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0026-2692(02)00124-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}