{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T00:48:43Z","timestamp":1740185323975,"version":"3.37.3"},"reference-count":16,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100003407","name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003407","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003981","name":"Agenzia Spaziale Italiana","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003981","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0026-2692(02)00127-1","type":"journal-article","created":{"date-parts":[[2003,1,30]],"date-time":"2003-01-30T17:32:20Z","timestamp":1043947940000},"page":"53-61","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":12,"title":["New techniques for efficiently assessing reliability of SOCs"],"prefix":"10.1016","volume":"34","author":[{"given":"P","family":"Civera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L","family":"Macchiarulo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Rebaudengo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Violante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2692(02)00127-1_BIB1","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/VTEST.1999.766651","article-title":"Time redundancy based soft-error tolerance to rescue nanometer technologies","author":"Nicolaidis","year":"1999","journal-title":"IEEE 17th VLSI Test Symposium"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB2","series-title":"Fault-Tolerant Computer System Design","article-title":"Experimental analysis of computer system dependability","author":"Iyer","year":"1996"},{"issue":"8","key":"10.1016\/S0026-2692(02)00127-1_BIB3","doi-asserted-by":"crossref","first-page":"724","DOI":"10.1109\/43.712103","article-title":"Sequential circuit fault simulation using logic emulation","volume":"17","author":"Hwang","year":"1998","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"10.1016\/S0026-2692(02)00127-1_BIB4","doi-asserted-by":"crossref","first-page":"1487","DOI":"10.1109\/43.790625","article-title":"Fault emulation: a new methodology for fault grading","volume":"18","author":"Cheng","year":"1999","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB5","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/DFTVS.2000.887181","article-title":"Using run-time reconfiguration for fault injection in hardware prototypes","author":"Antoni","year":"2000","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB6","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/DFTVS.2000.887182","article-title":"Fault Injection in VHDL descriptions and emulation","author":"Leveugle","year":"2000","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB7","first-page":"242","article-title":"A low-cost hardware approach to dependability validation of IPs","author":"Leveugle","year":"2001","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB8","first-page":"250","article-title":"Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits","author":"Civera","year":"2001","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"issue":"11","key":"10.1016\/S0026-2692(02)00127-1_BIB9","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/12.544481","article-title":"A gate-level simulation environment for alpha-particle-induced transient faults","volume":"45","author":"Hungse","year":"1996","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB10","doi-asserted-by":"crossref","unstructured":"B. Parrotta, M. Rebaudengo, M. Sonza Reorda, M. Violante, New techniques for accelerating fault injection in VHDL descriptions, IOLTW2000: International On-Line Test Workshop, July 2000, pp. 61\u201366.","DOI":"10.1109\/OLT.2000.856613"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB11","first-page":"383","article-title":"Fault-list collapsing for fault injection experiments, RAMS'98","author":"Benso","year":"1998","journal-title":"Annual Reliability and Maintainability Symposium"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB12","unstructured":"ADM-XRC PCI Mezzanine card User Guide Version 1.2, ALPHA DATA parallel systems Ltd, http:\/\/www.alphadata.co.uk\/."},{"key":"10.1016\/S0026-2692(02)00127-1_BIB13","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/54.867894","article-title":"RT-Level ITC 99 Benchmarks and first ATPG results","author":"Corno","year":"2000","journal-title":"IEEE Design & Test of Computers"},{"issue":"3","key":"10.1016\/S0026-2692(02)00127-1_BIB14","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1023\/A:1015079004512","article-title":"An FPGA-based approach for speeding-up Fault Injection campaigns on safety-critical circuits","volume":"18","author":"Civera","year":"2002","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"10.1016\/S0026-2692(02)00127-1_BIB15","unstructured":"Sun Microsystems, PicoJava Microprocessor Core, http:\/\/www.sun.com\/microelectronics\/picoJava\/."},{"key":"10.1016\/S0026-2692(02)00127-1_BIB16","unstructured":"Synthesizable VHDL Model of 8051, http:\/\/www.cs.ucr.edu\/~dalton\/i8051\/i8051syn\/."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269202001271?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269202001271?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T11:51:31Z","timestamp":1733917891000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269202001271"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0026269202001271"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2692(02)00127-1","relation":{},"ISSN":["1879-2391"],"issn-type":[{"type":"print","value":"1879-2391"}],"subject":[],"published":{"date-parts":[[2003,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"New techniques for efficiently assessing reliability of SOCs","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0026-2692(02)00127-1","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}