{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T06:05:26Z","timestamp":1774937126258,"version":"3.50.1"},"reference-count":30,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0026-2692(02)00128-3","type":"journal-article","created":{"date-parts":[[2003,1,30]],"date-time":"2003-01-30T17:32:20Z","timestamp":1043947940000},"page":"41-51","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":21,"title":["Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system"],"prefix":"10.1016","volume":"34","author":[{"given":"D","family":"Gil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J","family":"Gracia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.C","family":"Baraza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.J","family":"Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2692(02)00128-3_BIB1","article-title":"Fault injection. A method for validating computer-system dependability","volume":"June","author":"Clark","year":"1995","journal-title":"IEEE Computer"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB2","first-page":"75","article-title":"Fault injection techniques and tools","volume":"April","author":"Sueh","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB3","unstructured":"J. Arlat, Validation de la S\u00fbret\u00e9 de Fonctionnement par Injection de Fautes, M\u00e9thode\u2014Mise en Oeuvre\u2014Application, Th\u00e8se pr\u00e9sent\u00e9e \u00e0 L'Institut National Polytechnique de Toulouse, Rapport de Recherche LAAS No. 90-399, D\u00e9cembre 1990."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB4","unstructured":"D. Gil, Validaci\u00f3n de Sistemas Tolerantes a Fallos mediante inyecci\u00f3n de fallos en modelos VHDL, Tesis Doctoral, Departamento de Ingenier\u0131\u0301a de Sistemas, Computadores y Autom\u00e1tica (DISCA), Universidad Polit\u00e9cnica de Valencia, Spain, 1999."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB5","doi-asserted-by":"crossref","unstructured":"E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, J. Karlsson, Fault injection into VHDL models: the MEFISTO tool, Proceedings of the 24th International Symposium on Fault-Tolerant Computing (FTCS-24), Austin, Texas, USA, 1994, pp. 66\u201375.","DOI":"10.1109\/FTCS.1994.315656"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB6","unstructured":"A.M. Amendola, A. Benso, F. Corno, L. Impagliazzo, P. Marmo, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, Fault behaviour observation of a microprocessor system through a VHDL simulation-based fault injection experiment, Proceedings of EuroDAC96, 1996."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB7","unstructured":"J. Bou\u00e9, P. P\u00e9tillon, Y. Crouzet, J. Arlat, Early experimental validation of fault tolerance: the VHDL-based fault injection tool MEFISTO-L, DeVa ESPRIT Project 20072, Second Year Report, 1997."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB8","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/BF00133499","article-title":"On behavior fault modeling for digital design","volume":"2","author":"Ghosh","year":"1991","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB9","series-title":"Performance and Fault Modelling with VHDL","first-page":"240","article-title":"Test generation and fault simulation for behavioural models","author":"Armstrong","year":"1992"},{"issue":"4","key":"10.1016\/S0026-2692(02)00128-3_BIB10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/54.544533","article-title":"A fault injection technique for VHDL behavioral-level models","volume":"13","author":"DeLong","year":"1996","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB11","doi-asserted-by":"crossref","unstructured":"V. Sieh, O. Tsch\u00e4che, F. Balbach, VERIFY: evaluation of reliability using VHDL\u2014models with embedded fault descriptions. Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS-27), Seatle, Washington, USA, 1997, pp. 32\u201336.","DOI":"10.1109\/FTCS.1997.614074"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB12","unstructured":"J. Gracia, D. Gil, J.C. Baraza, P.J. Gil, Application of different VHDL-based fault injection techniques to the validation of a fault-tolerant microcomputer system, Workshops and Abstracts of the International Conference on Dependable Systems and Networks (FTCS-30 and DCCA-8), New York, USA, 2000, pp. B-54\u2013B-55."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB13","unstructured":"J. Gracia, J.C. Baraza, D. Gil, P.J. Gil, A study of the experimental validation of fault tolerant systems using different VHDL-based fault injection techniques, Proceedings of the Seventh IEEE On-Line Testing Workshop, Taormina, Italy, 2001, p. 140."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB14","doi-asserted-by":"crossref","unstructured":"J. Gracia, J.C. Baraza, D. Gil, P.J. Gil, Comparison and application of different VHDL-based fault injection techniques, Proceedings of 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT2001), San Francisco, USA, 2001, pp. 233\u2013241.","DOI":"10.1109\/DFTVS.2001.966775"},{"issue":"June","key":"10.1016\/S0026-2692(02)00128-3_BIB15","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1109\/TC.1986.5009428","article-title":"A measurement-based model for workload dependence of CPU errors","volume":"C-35","author":"Iyer","year":"1986","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB16","doi-asserted-by":"crossref","unstructured":"D. Gil, J. Gracia, J.C. Baraza, P.J. Gil, A study of the effects of transient fault injection into the VHDL model of a fault-tolerant microcomputer system, Proceedings of the Sixth IEEE International On-Line Testing Workshop, Palma de Mallorca, Spain, 2000, pp. 73\u201379.","DOI":"10.1109\/OLT.2000.856615"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB17","unstructured":"E. Jenn, Sur la validation des syst\u00e8mes tol\u00e9rant les fautes: injection de fautes dans des mod\u00e8les de simulation VHDL, Th\u00e8se, Rapport LAAS No. 94-361, 1994."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB18","unstructured":"D. Gil, J.V. Busquets, J.C. Baraza, P. Gil, Using VHDL in the techniques of fault injection based on simulation, Proceedings of XIII Design of Circuits and Integrated Systems Conference (DCIS-98), Madrid, Spain, 1998, pp. 174\u2013180."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB19","unstructured":"E. Jenn, J. Arlat, Mise en Oeuvre de l'Injection de Fautes en VHDL, LAAS Reserche Report No. 92-66, Laboratoire d'Analyse et d'Architecture des Syst\u00e8mes du CNRS, Toulouse, France, July 1992."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB20","series-title":"VHDL","author":"Perry","year":"1994"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB21","series-title":"Failure Mechanisms in Semiconductor Devices","author":"Amerasekera","year":"1997"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB22","unstructured":"Fault Representativeness, Deliverable ETDI2 of Dependability Benchmarking Project (DBENCH), IST-2000-25245, July 2002."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB23","doi-asserted-by":"crossref","unstructured":"T. Riesgo, J. Uceda, A fault model for VHDL descriptions at the register transfer level, Proceedings of the 1996 European Design Automation Conference (EuroDAC'96), Geneve, Switzerland, 1996, pp. 462\u2013467.","DOI":"10.1109\/EURDAC.1996.558244"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB24","doi-asserted-by":"crossref","unstructured":"R. Leveugle, Fault injection in VHDL descriptions and emulation, Proceedings of 2000 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT2000), Yamanashi, Japan, 2000, pp. 414\u2013419.","DOI":"10.1109\/DFTVS.2000.887182"},{"issue":"10","key":"10.1016\/S0026-2692(02)00128-3_BIB25","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1016\/S1383-7621(01)00036-4","article-title":"A prototype of a VHDL-based fault injection tool description and application","volume":"47","author":"Baraza","year":"2002","journal-title":"Journal of Systems Architecture"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB26","unstructured":"Model Technology, ModelSim EE\/PLUS Reference Manual, 1998."},{"key":"10.1016\/S0026-2692(02)00128-3_BIB27","doi-asserted-by":"crossref","unstructured":"D. Gil, R. Mart\u0131\u0301nez, J.C. Baraza, J.V. Busquets, P.J. Gil, Fault injection into VHDL models: experimental validation of a fault tolerant microcomputer system, Proceedings of Third European Dependable Computing Conference (EDCC-3), Prague, Czech Republic, 1999, pp. 191\u2013208.","DOI":"10.1007\/3-540-48254-7_14"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB28","series-title":"Chip-Level Modelling with VHDL","author":"Armstrong","year":"1989"},{"issue":"8","key":"10.1016\/S0026-2692(02)00128-3_BIB29","doi-asserted-by":"crossref","first-page":"913","DOI":"10.1109\/12.238482","article-title":"Fault injection and dependability evaluation of fault-tolerant systems","volume":"42","author":"Arlat","year":"1993","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0026-2692(02)00128-3_BIB30","doi-asserted-by":"crossref","unstructured":"J.C. Baraza, J. Gracia, D. Gil, P.J. Gil, A prototype of a VHDL-based fault injection tool, Proceedings of 2000 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT2000), Yamanashi, Japan, 2000, pp. 396\u2013404.","DOI":"10.1109\/DFTVS.2000.887180"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269202001283?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269202001283?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T12:35:07Z","timestamp":1733920507000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269202001283"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0026269202001283"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2692(02)00128-3","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2003,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0026-2692(02)00128-3","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}