{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T00:49:11Z","timestamp":1740185351399,"version":"3.37.3"},"reference-count":21,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["F30602-00-2-0564"],"award-info":[{"award-number":["F30602-00-2-0564"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1016\/s0026-2692(03)00170-8","type":"journal-article","created":{"date-parts":[[2003,7,22]],"date-time":"2003-07-22T22:21:43Z","timestamp":1058912503000},"page":"1019-1024","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Combining data remapping and voltage\/frequency scaling of second level memory for energy reduction in embedded systems"],"prefix":"10.1016","volume":"34","author":[{"given":"Jun Cheol","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Mooney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudarshan K.","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2692(03)00170-8_BIB1","article-title":"Efficient path profiling","author":"Ball","year":"1996","journal-title":"Proceedings of the 29th Annual International Symposium on Microarchitecture"},{"year":"1999","series-title":"Memory Issues in Embedded Systems-on-Chip, Optimizations and Exploration","author":"Panda","key":"10.1016\/S0026-2692(03)00170-8_BIB2"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB3","first-page":"273","article-title":"An adaptive algorithm for low-power streaming multimedia processing","author":"Acquaviva","year":"2001","journal-title":"Proceedings of Design Automation and Test in Europe"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB4","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1145\/337292.337424","article-title":"Synthesis of application-specific memories for power optimization in embedded systems","author":"Benini","year":"2000","journal-title":"Proceedings of 38th Design Automation Conference"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB5","first-page":"13","article-title":"Cache-conscious structure definition","author":"Chilimbi","year":"1999","journal-title":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB6","unstructured":"L. Chakrapani, K. Palem, W. Wong, Enhancing the TRIMARAN compiler infrastructure for StrongARM code generation, Technical Report CREST-TR-01-001, Georgia Institute of Technology, 2001."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB7","first-page":"143","article-title":"Analytical energy dissipation models for low power caches","author":"Kamble","year":"1997","journal-title":"Proceedings of the International Symposium on Low Power Electronics and Design"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB8","first-page":"28","article-title":"Design space optimization of embedded memory systems via data remapping","author":"Palem","year":"2002","journal-title":"Proceedings of the Languages, Compilers, and Tools for Embedded Systems(LCTES'02)"},{"issue":"2","key":"10.1016\/S0026-2692(03)00170-8_BIB9","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1145\/643470.643474","article-title":"Data remapping for design space optimization of embedded memory systems","volume":"2","author":"Rabbah","year":"2003","journal-title":"ACM Transactions On Embedded Computing Systems"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB10","first-page":"456","article-title":"A system level memory power optimization technique using multiple supply and threshold voltages","author":"Ishihara","year":"2001","journal-title":"Proceedings of 38th Design Automation Conference"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB11","unstructured":"OLDEN benchmark suite, http:\/\/www.cs.princeton.edu\/mcc\/olden.html."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB12","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1145\/337292.337436","article-title":"The design and use of simplepower: a cycle-accurate energy estimation tool","author":"Ye","year":"2000","journal-title":"Proceedings of 38th Design Automation Conference"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB13","unstructured":"P. Korkmaz, K. Puttaswamy, V. Mooney, Energy modeling of a Processor core using Synopsys and of the Memory Hierarchy using the Kamble and Ghose Model, Technical Report, CREST-TR-02-002, Georgia Institute of Technology, 2002."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB14","unstructured":"The SimpleScalar-Arm Power Modeling Project. http:\/\/www.eecs.umich.edu\/(jringenb\/power\/."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB15","unstructured":"Michigan ARM Simulator, http:\/\/www.eecs.umich.edu\/(jringenb\/power\/."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB16","unstructured":"Synopsys, Inc., http:\/\/www.synopsys.com."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB17","unstructured":"LEDA Systems, Inc., http:\/\/www.ledasys.com."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB18","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1145\/581199.581249","article-title":"System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and Memory","author":"Puttaswamy","year":"2002","journal-title":"Proceedings of International Symposium on System Synthesis"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB19","series-title":"Power Aware Computing","article-title":"Power-performance trade-offs in second level memory used by an ARM-Like RISC architecture","author":"Puttaswamy","year":"2002"},{"key":"10.1016\/S0026-2692(03)00170-8_BIB20","unstructured":"Trimaran, http:\/\/www.trimaran.org."},{"key":"10.1016\/S0026-2692(03)00170-8_BIB21","unstructured":"HP Lads-Cambridge Research Laboratory Personal Server Project, http:\/\/crl.reaserch.compaq.com\/projects\/personalserver\/personal-server-spec.html."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269203001708?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269203001708?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T17:57:56Z","timestamp":1720202276000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269203001708"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":21,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2003,11]]}},"alternative-id":["S0026269203001708"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2692(03)00170-8","relation":{},"ISSN":["1879-2391"],"issn-type":[{"type":"print","value":"1879-2391"}],"subject":[],"published":{"date-parts":[[2003,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Combining data remapping and voltage\/frequency scaling of second level memory for energy reduction in embedded systems","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0026-2692(03)00170-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier Science Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}