{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:02:52Z","timestamp":1720224172004},"reference-count":29,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2003,12]]},"DOI":"10.1016\/s0026-2692(03)00207-6","type":"journal-article","created":{"date-parts":[[2003,8,12]],"date-time":"2003-08-12T16:45:47Z","timestamp":1060706747000},"page":"1167-1174","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis"],"prefix":"10.1016","volume":"34","author":[{"given":"Slawomir","family":"Koziel","sequence":"first","affiliation":[]},{"given":"Wladyslaw","family":"Szczesniak","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2692(03)00207-6_BIB1","series-title":"A survey of design techniques for system-level dynamic power management","volume":"8","author":"Benini","year":"2000"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB2","series-title":"Glitch power minimization by selective gate freezing","volume":"8","author":"Benini","year":"2000"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB3","series-title":"Analytical expression for power dissipation of macro-blocks in DSP architectures","author":"Bobba","year":"1999"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB4","series-title":"Electro-thermal instability in low voltage power MOS: experimental characterization","author":"Breglio","year":"1999"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB5","series-title":"HYPER-LP system for power minimization using architectural transformations, IEL 0-8186-3010-8\/92","author":"Chandrakasan","year":"1992"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB6","series-title":"Ultra low power digital signal processing","author":"Chandrakasan","year":"1995"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB7","series-title":"Energy minimization using multiple supply voltages","author":"Chang","year":"1996"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB8","author":"Drechsler","year":"1998"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB9","series-title":"Genetic algorithms in search","author":"Goldberg","year":"1989"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB10","series-title":"Application of adaptive evolutionary algorithm for low power design of CMOS digital circuits","author":"Koziel","year":"2002"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB11","series-title":"Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis","author":"Koziel","year":"2002"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB12","series-title":"A 0.9 V 150 MHz 10 mW 4 mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme","author":"Kuroda","year":"1996"},{"issue":"3","key":"10.1016\/S0026-2692(03)00207-6_BIB13","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/43.215002","article-title":"Applying simulated evolution to high level synthesis","volume":"12","author":"Ly","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB14","series-title":"Genetic Algorithms+Data Structures=Evolution Programs","author":"Michalewicz","year":"1996"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB15","series-title":"The Synthesis Approach to Digital System Design","author":"Michel","year":"1992"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB16","series-title":"Peak power minimization through datapath scheduling","author":"Mohanty","year":"2003"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB17","series-title":"Energy efficient scheduling for datapath synthesis","author":"Mohanty","year":"2003"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB18","series-title":"Low Power Design Methodologies","year":"1996"},{"issue":"1","key":"10.1016\/S0026-2692(03)00207-6_BIB19","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1049\/ip-cds:20010170","article-title":"Low-voltage low-power CMOS full adder","volume":"148","author":"Radhakrishnan","year":"2001","journal-title":"IEEE Proceedings on Circuits Devices and Systems"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB20","series-title":"Low-power CMOS VLSI Circuit Design","author":"Roy","year":"2000"},{"issue":"2","key":"10.1016\/S0026-2692(03)00207-6_BIB21","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1109\/92.924062","article-title":"Low-power CMOS with subvolt supply voltages","volume":"9","author":"Mircea Stan","year":"2001","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB22","first-page":"1","article-title":"Low-power design through VTH control and low-swing circuits","author":"Sakui","year":"1997","journal-title":"ACM, IEL 0-89791-903-3\/97\/08"},{"issue":"1","key":"10.1016\/S0026-2692(03)00207-6_BIB23","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/92.920822","article-title":"Robust subthreshold logic for ultra-low power operation","volume":"9","author":"Soeleman","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB24","first-page":"2","article-title":"Uniform crossover in genetic algorithms","author":"Syswerda","year":"1989"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB25","doi-asserted-by":"crossref","first-page":"855","DOI":"10.1016\/S0026-2692(01)00073-8","article-title":"Influence of high-level synthesis on average and peak temperatures of CMOS circuits","volume":"32","author":"Szczesniak","year":"2001","journal-title":"Microelectronics Journal"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB26","series-title":"Thermal testing methods to increase system reliability","author":"Sz\u00e9kely","year":"1997"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB27","series-title":"Mapping and scheduling for architecture exploration of networking SoCs","author":"Wild","year":"2003"},{"issue":"1","key":"10.1016\/S0026-2692(03)00207-6_BIB28","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/43.905685","article-title":"Converter-free multiple-voltage scaling techniques for low-power CMOS digital design","volume":"20","author":"Yeh","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/S0026-2692(03)00207-6_BIB29","unstructured":"Collaborative Benchmarking Laboratory, ftp.cbl.ncsu.edu."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269203002076?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269203002076?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T18:16:04Z","timestamp":1720203364000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269203002076"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,12]]},"references-count":29,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2003,12]]}},"alternative-id":["S0026269203002076"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2692(03)00207-6","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2003,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Reducing average and peak temperatures of VLSI CMOS circuits by means of evolutionary algorithm applied to high level synthesis","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0026-2692(03)00207-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}