{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T00:49:11Z","timestamp":1740185351543,"version":"3.37.3"},"reference-count":16,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/100013000","name":"Politecnico di Torino","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100013000","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2003,12]]},"DOI":"10.1016\/s0026-2692(03)00208-8","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"1175-1185","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Coupled electro-thermal modeling and optimization of clock networks"],"prefix":"10.1016","volume":"34","author":[{"given":"Mario R.","family":"Casu","sequence":"first","affiliation":[]},{"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[]},{"given":"Guido","family":"Masera","sequence":"additional","affiliation":[]},{"given":"Gianluca","family":"Piccinini","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Zamboni","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2692(03)00208-8_BIB1","unstructured":"The national technology roadmap for semiconductors; 2001: SIA."},{"issue":"3","key":"10.1016\/S0026-2692(03)00208-8_BIB2","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/95.725203","article-title":">Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation","volume":"21","author":"Rzepka","year":"1998","journal-title":"IEEE Transactions on Components, Packaging and Manufacturing Technology-Part A"},{"issue":"5","key":"10.1016\/S0026-2692(03)00208-8_BIB3","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/101.960685","article-title":"Global (interconnect) warming","volume":"17","author":"Banerjee","year":"2001","journal-title":"IEEE Circuits and Devices Magazine"},{"issue":"8","key":"10.1016\/S0026-2692(03)00208-8_BIB4","doi-asserted-by":"crossref","first-page":"882","DOI":"10.1109\/43.644613","article-title":"iTem: a temperature-dependent electromigration reliability diagnosis tool","volume":"16","author":"Teng","year":"1997","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits"},{"issue":"2","key":"10.1016\/S0026-2692(03)00208-8_BIB5","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1109\/43.828548","article-title":"Interconnect thermal modeling for accurate simulation of circuit timing and reliability","volume":"19","author":"Chen","year":"2000","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits"},{"key":"10.1016\/S0026-2692(03)00208-8_BIB6","first-page":"233","article-title":"Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs","author":"Ajami","year":"2001","journal-title":"Proceedings of IEEE Custom Integrated Circuits Conference"},{"issue":"4","key":"10.1016\/S0026-2692(03)00208-8_BIB7","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/5.920582","article-title":"On-chip wiring design challenges for Gigahertz operation","volume":"89","author":"Deutsch","year":"2001","journal-title":"Proceedings of IEEE"},{"issue":"5\/6","key":"10.1016\/S0026-2692(03)00208-8_BIB8","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1147\/rd.435.0681","article-title":"Chip integration methodology for the IBM S\/390 G5 and G6 custom microprocessors","volume":"43","author":"Averill","year":"1999","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S0026-2692(03)00208-8_BIB9","unstructured":"Avant! Corporation, Avant Star-HSPICE Manual Release;2000. p. 4."},{"issue":"11","key":"10.1016\/S0026-2692(03)00208-8_BIB10","doi-asserted-by":"crossref","first-page":"1447","DOI":"10.1109\/43.97624","article-title":"FastCap: a multiple accelerated 3-D capacitance extraction program","volume":"10","author":"Nabors","year":"1991","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits"},{"issue":"9","key":"10.1016\/S0026-2692(03)00208-8_BIB11","doi-asserted-by":"crossref","first-page":"1750","DOI":"10.1109\/22.310584","article-title":"FASTHENRY: a multipole-accelerated 3-D inductance extraction program","volume":"42","author":"Kamon","year":"1994","journal-title":"IEEE Transactions on Microwave Theory and Techniques"},{"key":"10.1016\/S0026-2692(03)00208-8_BIB12","first-page":"165","article-title":"Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects","author":"Chiang","year":"2001","journal-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design"},{"issue":"2","key":"10.1016\/S0026-2692(03)00208-8_BIB13","first-page":"85","article-title":"Evaluation of thermal characteristics of conductors under surge currents taking the skin effect into account","volume":"137","author":"Maksiejewski","year":"1990","journal-title":"Proceedings of IEE"},{"key":"10.1016\/S0026-2692(03)00208-8_BIB14","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/RELPHY.1993.283282","article-title":"Characterization and modeling of multilayered interconnects","author":"Ting","year":"1993","journal-title":"Proceedings of the International Reliabity Physics Symposium"},{"issue":"2","key":"10.1016\/S0026-2692(03)00208-8_BIB15","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1109\/16.557722","article-title":"Self-consistent solutions for allowed interconnect current density-Part II: application to design guidelines","volume":"44","author":"Hunter","year":"1997","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"8","key":"10.1016\/S0026-2692(03)00208-8_BIB16","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1109\/43.712099","article-title":"ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips","volume":"17","author":"Cheng","year":"1998","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269203002088?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269203002088?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T18:16:06Z","timestamp":1720203366000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269203002088"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,12]]},"references-count":16,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2003,12]]}},"alternative-id":["S0026269203002088"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2692(03)00208-8","relation":{},"ISSN":["1879-2391"],"issn-type":[{"type":"print","value":"1879-2391"}],"subject":[],"published":{"date-parts":[[2003,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Coupled electro-thermal modeling and optimization of clock networks","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0026-2692(03)00208-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}