{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:04:52Z","timestamp":1648937092271},"reference-count":19,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1016\/s0026-2714(01)00020-8","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T22:58:33Z","timestamp":1034636313000},"page":"861-869","source":"Crossref","is-referenced-by-count":2,"title":["A simplified yield modeling method for design rule trade-off in interconnection substrates"],"prefix":"10.1016","volume":"41","author":[{"given":"Michael","family":"Scheffler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Didier","family":"Cottet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard","family":"Tr\u00f6ster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(01)00020-8_BIB1","unstructured":"Esprit Project 26261: Low-cost Large Area Panel Processing of MCM-D Substrates and Packages. http:\/\/www.ife.ee.ethz.ch\/hdp\/lap\/, 1998\u20132000"},{"issue":"8","key":"10.1016\/S0026-2714(01)00020-8_BIB2","doi-asserted-by":"crossref","first-page":"1329","DOI":"10.1109\/5.775417","article-title":"An overview of manufacturing yield and reliability modeling for semiconductor products","volume":"87","author":"Kuo","year":"1999","journal-title":"Proc IEEE"},{"issue":"11","key":"10.1016\/S0026-2714(01)00020-8_BIB3","doi-asserted-by":"crossref","first-page":"1355","DOI":"10.1109\/43.177399","article-title":"A yield improvement technique for IC layout using local design rules","volume":"11","author":"Allen","year":"1992","journal-title":"IEEE Trans CAD ICs Systems"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB4","unstructured":"Hirt E, Wyss J, Habiger C, Tr\u00f6ster G. A Pentium based MCM for Embedded Computing, 11th European Microelectronics conference. International Society for Hybrid Microelectronics, Venice, Italy, 1997. p. 516\u201323"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB5","doi-asserted-by":"crossref","unstructured":"Koren I, editor. Proceedings of the IEEE Workshop Defect and Fault Tolerance in VLSI Systems, Plenum, New York, 1988","DOI":"10.1007\/978-1-4615-6799-8"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB6","doi-asserted-by":"crossref","unstructured":"Stapper C, Jain V, Saucier G, editors. Proceedings of the IEEE workshop Defect and Fault Tolerance in VLSI Systems, Plenum, New York, 1989","DOI":"10.1007\/978-1-4757-9957-6"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB7","doi-asserted-by":"crossref","unstructured":"Stapper C. LSI yield modeling and process monitoring. IBM J Res Develop, May 1976. p. 228\u201334","DOI":"10.1147\/rd.203.0228"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB8","doi-asserted-by":"crossref","unstructured":"Koren I, Koren Z. Defect tolerance in VLSI circuits: techniques and yield analysis. Proc IEEE 1998;86:1819\u201336","DOI":"10.1109\/5.705525"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB9","unstructured":"Williamson S, Singh A, Nelson V. Fault and yield modeling of MCMs for automotive applications. Proc Int MCM Conference, MCM-Denver\u201996, 1996. p. 147\u201354"},{"issue":"10","key":"10.1016\/S0026-2714(01)00020-8_BIB10","doi-asserted-by":"crossref","first-page":"1480","DOI":"10.1109\/43.790624","article-title":"Efficient extra material critical area algorithm","volume":"18","author":"Allan","year":"1999","journal-title":"IEEE Trans CAD ICs Systems"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB11","doi-asserted-by":"crossref","unstructured":"Nag P, Maly W. Hierarchial extraction of critical area for shorts in very large scale ICs. Proceedings of the IEEE Workshop on Defect and Fault Tolerance in VLSI Systems, 1995. p. 19\u201327","DOI":"10.1109\/DFTVS.1995.476933"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB12","doi-asserted-by":"crossref","first-page":"965","DOI":"10.1109\/TCAD.1987.1270338","article-title":"Realistic yield simulation for VLSIC structural failures","volume":"6","author":"Chen","year":"1987","journal-title":"IEEE Trans Computer-Aided Design ICAS"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB13","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/66.210661","article-title":"A layout-driven yield predictor and fault generator for VLSI","volume":"6","author":"Dalal","year":"1993","journal-title":"IEEE Trans Semiconductor Manufacturing"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB14","doi-asserted-by":"crossref","first-page":"1815","DOI":"10.1016\/0026-2714(96)00204-1","article-title":"Improved critical area prediction by application of pattern recognition techniques","volume":"36","author":"Mattick","year":"1996","journal-title":"Microelectron Reliab"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB15","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/66.382278","article-title":"Hierarchical mapping of spot defects to catastrophic faults design and applications","volume":"8","author":"Gaitonde","year":"1995","journal-title":"IEEE Trans Semiconductor Manufacturing"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB16","doi-asserted-by":"crossref","first-page":"872","DOI":"10.1109\/12.237727","article-title":"Improved yield models for fault-tolerant memory chips","volume":"42","author":"Stapper","year":"1993","journal-title":"IEEE Trans Computer"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB17","unstructured":"Hirt E. System Design using High Density Packaging and Multi Chip Modules. PhD Thesis, Federal Institute of Technology, ETH Zurich, Switzerland, ISSN 0936-5362, 2000"},{"key":"10.1016\/S0026-2714(01)00020-8_BIB18","doi-asserted-by":"crossref","unstructured":"Seraphim DP. Chip-module-package interfaces. Proc Electron Insulat Conf, 1977. p. 90\u20133","DOI":"10.1109\/EIC.1977.7461921"},{"issue":"4","key":"10.1016\/S0026-2714(01)00020-8_BIB19","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1147\/rd.284.0461","article-title":"Modeling of defects in intergrated circuit photolithograpic patterns","volume":"28","author":"Stapper","year":"1984","journal-title":"IBM J Res Develop"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000208?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000208?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T06:35:56Z","timestamp":1580884556000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271401000208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":19,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["S0026271401000208"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(01)00020-8","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}