{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:30:45Z","timestamp":1733290245284,"version":"3.30.1"},"reference-count":23,"publisher":"Elsevier BV","issue":"11","license":[{"start":{"date-parts":[[2001,11,1]],"date-time":"2001-11-01T00:00:00Z","timestamp":1004572800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2001,11]]},"DOI":"10.1016\/s0026-2714(01)00033-6","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:28:48Z","timestamp":1027607328000},"page":"1771-1779","source":"Crossref","is-referenced-by-count":8,"title":["Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions"],"prefix":"10.1016","volume":"41","author":[{"given":"J","family":"Wu","sequence":"first","affiliation":[]},{"given":"P","family":"Juliano","sequence":"additional","affiliation":[]},{"given":"E","family":"Rosenbaum","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"doi-asserted-by":"crossref","unstructured":"Cheung KP, et al. Plasma-charging damage and ESD, help each other? EOS\/ESD Symp 1999. p. 38\u201342","key":"10.1016\/S0026-2714(01)00033-6_BIB1","DOI":"10.1109\/EOSESD.1999.818987"},{"unstructured":"Fong Y, et al. The effects of high electric field transients on thin gate oxide MOSFETs. EOS\/ESD Symp 1987. p. 252\u20137","key":"10.1016\/S0026-2714(01)00033-6_BIB2"},{"doi-asserted-by":"crossref","unstructured":"Beebe SG. Simulation of complete CMOS I\/O circuit response to CDM stress. EOS\/ESD Symp 1998. p. 259\u201370","key":"10.1016\/S0026-2714(01)00033-6_BIB3","DOI":"10.1109\/EOSESD.1998.737046"},{"doi-asserted-by":"crossref","unstructured":"Gieser H, et al. Very-fast transmission line pulse of integrated structures and the charged device model. EOS\/ESD Symp 1996. p. 85\u201394","key":"10.1016\/S0026-2714(01)00033-6_BIB4","DOI":"10.1109\/EOSESD.1996.865129"},{"unstructured":"Maloney T, Khurana N. Transmission line pulse techniques for circuit modeling of ESD phenomena. EOS\/ESD Symp 1985. p. 49\u201354","key":"10.1016\/S0026-2714(01)00033-6_BIB5"},{"doi-asserted-by":"crossref","unstructured":"Wolf H, et al. Analyzing the switch behavior of ESD-protection transistors by very fast transmission line pulsing. EOS\/ESD Symp 1999. p. 28\u201337","key":"10.1016\/S0026-2714(01)00033-6_BIB6","DOI":"10.1109\/EOSESD.1999.818986"},{"unstructured":"Bridgewood MA. Breakdown mechanisms in MOS capacitors following electrical overstress. EOS\/ESD Symp 1986. p. 200\u20137","key":"10.1016\/S0026-2714(01)00033-6_BIB7"},{"issue":"1","key":"10.1016\/S0026-2714(01)00033-6_BIB8","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/16.477595","article-title":"Accelerated testing of SiO2 reliability","volume":"43","author":"Rosenbaum","year":"1996","journal-title":"IEEE Trans Electron Dev"},{"unstructured":"Krieger G. Non-uniform ESD current distribution due to improper metal routing. EOS\/ESD Symp 1991. p. 104\u20139","key":"10.1016\/S0026-2714(01)00033-6_BIB9"},{"doi-asserted-by":"crossref","unstructured":"Leroux C, et al. Analysis of oxide breakdown mechanism occurring during ESD pulse. IRPS Proc 2000. p. 276\u201382","key":"10.1016\/S0026-2714(01)00033-6_BIB10","DOI":"10.1109\/RELPHY.2000.843927"},{"issue":"1","key":"10.1016\/S0026-2714(01)00033-6_BIB11","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1063\/1.1657043","article-title":"Fowler\u2013Nordheim tunneling into thermally grown SiO2","volume":"40","author":"Lenzlinger","year":"1969","journal-title":"J Appl Phys"},{"doi-asserted-by":"crossref","unstructured":"Nicollian PE, et al. Experimental evidence for voltage driven breakdown models in ultrathin gate oxides. Proc IRPS 2000. p. 7\u201315","key":"10.1016\/S0026-2714(01)00033-6_BIB12","DOI":"10.1109\/RELPHY.2000.843884"},{"doi-asserted-by":"crossref","unstructured":"Degraeve R, et al. Temperature acceleration of oxide breakdown and its impact on ultra-thin gate oxide reliability. VLSI Tech Symp 1999. p. 59\u201360","key":"10.1016\/S0026-2714(01)00033-6_BIB13","DOI":"10.1109\/VLSIT.1999.799339"},{"doi-asserted-by":"crossref","unstructured":"Moazzami R, et al. Temperature acceleration of time-dependent dielectric breakdown. Trans Electron Dev 1989. p. 36(11):2262\u20135","key":"10.1016\/S0026-2714(01)00033-6_BIB14","DOI":"10.1109\/16.43668"},{"issue":"5","key":"10.1016\/S0026-2714(01)00033-6_BIB15","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1016\/0038-1101(90)90239-B","article-title":"Thermal failure in semiconductor devices","volume":"33","author":"Dwyer","year":"1990","journal-title":"Solid-State Electron"},{"doi-asserted-by":"crossref","unstructured":"Stathis JH, DiMaria DJ. Reliability projection for ultra-thin oxides at low voltage. IEDM Tech Dig 1998:167\u201370","key":"10.1016\/S0026-2714(01)00033-6_BIB16","DOI":"10.1109\/IEDM.1998.746309"},{"issue":"16","key":"10.1016\/S0026-2714(01)00033-6_BIB17","doi-asserted-by":"crossref","first-page":"2287","DOI":"10.1063\/1.125036","article-title":"Electron energy dependence of metal-oxide-semiconductor degradation","volume":"75","author":"DiMaria","year":"1999","journal-title":"Appl Phys Lett"},{"issue":"5","key":"10.1016\/S0026-2714(01)00033-6_BIB18","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/16.285029","article-title":"Hole injection SiO2 breakdown model for every low voltage lifetime extrapolation","volume":"41","author":"Schuegraf","year":"1994","journal-title":"IEEE Trans Electron Dev"},{"issue":"12","key":"10.1016\/S0026-2714(01)00033-6_BIB19","doi-asserted-by":"crossref","first-page":"2287","DOI":"10.1109\/16.249477","article-title":"Silicon dioxide breakdown lifetime enhancement under bipolar bias conditions","volume":"40","author":"Rosenbaum","year":"1993","journal-title":"IEEE Trans Electron Dev"},{"unstructured":"Diaz C, et al. Bi-modal triggering for LVSCR ESD protection device. EOS\/ESD Symp 1994. p. 106\u201312","key":"10.1016\/S0026-2714(01)00033-6_BIB20"},{"unstructured":"Eistreich DB. The physics and modeling of latch-up in CMOS integrated circuits. PhD Dissertation, Stanford University, 1981","key":"10.1016\/S0026-2714(01)00033-6_BIB21"},{"year":"1995","author":"Amerasekera","series-title":"ESD in silicon integrated circuits","key":"10.1016\/S0026-2714(01)00033-6_BIB22"},{"doi-asserted-by":"crossref","unstructured":"Duvvury C, Amerasekera A. Advanced CMOS protection device trigger mechanisms during CDM. EOS\/ESD Symp 1995. p. 162\u201374","key":"10.1016\/S0026-2714(01)00033-6_BIB23","DOI":"10.1109\/EOSESD.1995.478281"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000336?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000336?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T02:51:33Z","timestamp":1733280693000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271401000336"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,11]]},"references-count":23,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2001,11]]}},"alternative-id":["S0026271401000336"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(01)00033-6","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2001,11]]}}}