{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,7,11]],"date-time":"2023-07-11T10:12:42Z","timestamp":1689070362737},"reference-count":33,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[2001,7,1]],"date-time":"2001-07-01T00:00:00Z","timestamp":993945600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2001,7]]},"DOI":"10.1016\/s0026-2714(01)00047-6","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:37:42Z","timestamp":1027607862000},"page":"951-957","source":"Crossref","is-referenced-by-count":2,"title":["Direct tunnelling models for circuit simulation"],"prefix":"10.1016","volume":"41","author":[{"given":"P.","family":"O'Sullivan","sequence":"first","affiliation":[]},{"given":"R.","family":"Clerc","sequence":"additional","affiliation":[]},{"given":"K.G.","family":"McCarthy","sequence":"additional","affiliation":[]},{"given":"A.","family":"Mathewson","sequence":"additional","affiliation":[]},{"given":"G.","family":"Ghibaudo","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"8","key":"10.1016\/S0026-2714(01)00047-6_BIB1","doi-asserted-by":"crossref","first-page":"1233","DOI":"10.1109\/16.506774","article-title":"1.5 nm direct-tunnelling gate oxide Si MOSFET's","volume":"43","author":"Momose","year":"1996","journal-title":"IEEE Trans Electron Dev"},{"issue":"4\u20135","key":"10.1016\/S0026-2714(01)00047-6_BIB2","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1016\/S0026-2714(99)00257-7","article-title":"The relentless march of the MOSFET gate oxide thickness to zero","volume":"40","author":"Timp","year":"2000","journal-title":"Microelectron Reliab"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB3","unstructured":"http:\/\/public.itrs.net\/files\/1999 SIA Roadmap\/home.html. International technology roadmap for semiconductors"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB4","doi-asserted-by":"crossref","unstructured":"Kirklen Henson W, Yang N, Kubicek S, Vogel EM, Wortman JJ, De Meyer K, Naem A. Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100 nm regime. IEEE Trans Electron Dev 2000;47(7):1393\u2013400","DOI":"10.1109\/16.848282"},{"issue":"6","key":"10.1016\/S0026-2714(01)00047-6_BIB5","doi-asserted-by":"crossref","first-page":"1793","DOI":"10.1063\/1.1702682","article-title":"Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film","volume":"34","author":"Simmons","year":"1963","journal-title":"J Appl Phys"},{"issue":"12","key":"10.1016\/S0026-2714(01)00047-6_BIB6","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1109\/T-ED.1983.21442","article-title":"An analytic model for the MIS tunnel junction","volume":"30","author":"Pulfrey","year":"1983","journal-title":"IEEE Trans Electron Dev"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB7","unstructured":"Schiff L. Quantum Mechanics. McGraw-Hill; 1968"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB8","doi-asserted-by":"crossref","unstructured":"Burstein B, Lundqvist S. Tunnelling Phenomena in Solids. Plenum Press; 1969","DOI":"10.1007\/978-1-4684-1752-4"},{"issue":"3","key":"10.1016\/S0026-2714(01)00047-6_BIB9","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1063\/1.123060","article-title":"Analytic model for direct tunnelling current in polycrystalline silicon-gate metal-oxide-semiconductor devices","volume":"74","author":"Register","year":"1999","journal-title":"Appl Phys Lett"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB10","doi-asserted-by":"crossref","first-page":"949","DOI":"10.1016\/0038-1101(66)90071-2","article-title":"Zur Berechnung des tunnelstroms durch eine trapezf\u00f6rmige potentialstufe","volume":"9","author":"Gundlach","year":"1966","journal-title":"Solid State Electron"},{"issue":"6","key":"10.1016\/S0026-2714(01)00047-6_BIB11","doi-asserted-by":"crossref","first-page":"996","DOI":"10.1116\/1.1318719","article-title":"Tunnelling in MOS structures","volume":"11","author":"Maserjian","year":"1974","journal-title":"J Vacuum Sci Technol"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB12","doi-asserted-by":"crossref","unstructured":"Majkusiak B. Gate tunnel current in a MOS transistor. IEEE Trans Electron Dev 1990;37(4):1087\u201392","DOI":"10.1109\/16.52446"},{"issue":"7","key":"10.1016\/S0026-2714(01)00047-6_BIB13","doi-asserted-by":"crossref","first-page":"5052","DOI":"10.1063\/1.331336","article-title":"On tunnelling in metal-oxide-silicon structures","volume":"53","author":"Weinberg","year":"1982","journal-title":"J Appl Phys"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB14","doi-asserted-by":"crossref","unstructured":"Schuegraf K, King CC, Hu C. Ultra thin silicon dioxide leakage current and scaling limit. Symposium on VLSI Technology. Digest of Technical Papers, 1992. p. 18\u20139","DOI":"10.1109\/VLSIT.1992.200622"},{"issue":"8","key":"10.1016\/S0026-2714(01)00047-6_BIB15","doi-asserted-by":"crossref","first-page":"1465","DOI":"10.1016\/0038-1101(94)00269-L","article-title":"Determination of tunnelling parameters in ultra-thin oxide layer poly-Si\/SiO2\/Si structures","volume":"38","author":"Depas","year":"1995","journal-title":"Solid State Electron"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB16","unstructured":"Chang C. Tunnelling in Thin Gate Oxide MOS Structures. PhD Thesis, University of California, Berkeley, 1984"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB17","unstructured":"http:\/\/www-device.eecs.berkeley.edu\/\u223cbsim3\/"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB18","unstructured":"http:\/\/wwweu3.semiconductors.com\/Philips_Models\/"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB19","doi-asserted-by":"crossref","unstructured":"Bowman KA, Wang L, Tang X, Meindl JD. Oxide Thickness Scaling Limit for Optimum CMOS Logic Circuit Performance. Proceedings of European Solid State Device Research Conference (ESSDERC), 2000. p. 300\u20133","DOI":"10.1109\/ESSDERC.2000.194774"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB20","unstructured":"Lee WC, Hu C. Modeling gate and substrate currents due to conduction and valence-band electron and hole tunnelling. Symposium on VLSI Technology. Digest of Technical Papers, 2000. p. 198\u20139"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB21","unstructured":"Sze SM. Physics of Semiconductor Devices. Wiley; 1981"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB22","unstructured":"Van Langevelde R. A Compact MOSFET model for distortion analysis in analog circuit design. PhD Thesis, Technical University of Eindhoven, 1998"},{"issue":"3","key":"10.1016\/S0026-2714(01)00047-6_BIB23","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1016\/S0038-1101(99)00219-1","article-title":"An explicit surface-potential-based MOSFET model for circuit Simulation","volume":"44","author":"Van Langevelde","year":"2000","journal-title":"Solid State Electron"},{"issue":"5","key":"10.1016\/S0026-2714(01)00047-6_BIB24","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/55.568766","article-title":"Quantum mechanical modeling of electron tunnelling current from the inversion layer of ultra-thin-oxide nMOSFETs","volume":"18","author":"Lo","year":"1997","journal-title":"IEEE Trans Electron Dev"},{"issue":"9","key":"10.1016\/S0026-2714(01)00047-6_BIB25","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1016\/S0038-1101(00)00128-3","article-title":"Characterization of tunnelling current in ultra-thin gate oxide","volume":"44","author":"Mastrapasqua","year":"2000","journal-title":"Solid State Electron"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB26","unstructured":"Choi CH, Oh KH, Goo JS, Yu Z, Dutton RW. Direct tunnelling current model for circuit simulation Proceedings of International Electron Devices Meeting (IEDM), 1999. p. 734\u20138"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB27","doi-asserted-by":"crossref","unstructured":"Van Dort MJ, Woerlee PH, Walker AJ, Juffermans CAH, Lifka H. Influence of high substrate doping levels on the threshold voltage and the mobility of deep submicrometer MOSFET's. IEEE Trans Electron Dev 1992;39(4):932\u20137","DOI":"10.1109\/16.127485"},{"issue":"7","key":"10.1016\/S0026-2714(01)00047-6_BIB28","doi-asserted-by":"crossref","first-page":"1464","DOI":"10.1109\/16.772492","article-title":"Modelling study of ultrathin gate oxides using direct tunnelling current and capacitance-voltage measurements in MOS devices","volume":"46","author":"Yang","year":"1999","journal-title":"IEEE Trans Electron Dev"},{"issue":"9","key":"10.1016\/S0026-2714(01)00047-6_BIB29","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/16.622612","article-title":"Simplified method to calculate the band bending and the subband energies in MOS capacitors","volume":"44","author":"Mueller","year":"1997","journal-title":"IEEE Trans Electron Dev"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB30","unstructured":"Clerc R, DeSalvo B, Caillat C, Ghibaudo G, Pananakakis G. Electrical characterisation and modelling of MOS structures with ultra thin oxide. Proceedings of the First European Workshop on the Ultimate Integration of Silicon (ULIS), 2000"},{"issue":"3","key":"10.1016\/S0026-2714(01)00047-6_BIB31","doi-asserted-by":"crossref","first-page":"817","DOI":"10.1103\/PhysRev.163.816","article-title":"Properties of semiconductor surface inversion layers in the electric quantum limit","volume":"163","author":"Stern","year":"1967","journal-title":"Phys Rev"},{"issue":"2","key":"10.1016\/S0026-2714(01)00047-6_BIB32","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1103\/RevModPhys.54.437","article-title":"Electronic properties of two-dimensional systems","volume":"54","author":"Ando","year":"1982","journal-title":"Rev Modern Phys"},{"key":"10.1016\/S0026-2714(01)00047-6_BIB33","unstructured":"O'Sullivan P, Fox A, McCarthy KG, Mathewson A. Towards a compact model for MOSFETS with direct tunnelling gate dielectrics. Proceedings of European Solid State Device Research Conference (ESSDERC), 1999. p. 488\u201391"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000476?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000476?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T03:57:51Z","timestamp":1556423871000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271401000476"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,7]]},"references-count":33,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2001,7]]}},"alternative-id":["S0026271401000476"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(01)00047-6","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2001,7]]}}}