{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:18:21Z","timestamp":1758892701991,"version":"3.30.1"},"reference-count":31,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[2001,12,1]],"date-time":"2001-12-01T00:00:00Z","timestamp":1007164800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2001,12]]},"DOI":"10.1016\/s0026-2714(01)00092-0","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T22:58:33Z","timestamp":1034636313000},"page":"2023-2040","source":"Crossref","is-referenced-by-count":9,"title":["Probabilistic analysis of CMOS physical defects in VLSI circuits for test coverage improvement"],"prefix":"10.1016","volume":"41","author":[{"given":"M.","family":"Blyzniuk","sequence":"first","affiliation":[]},{"given":"I.","family":"Kazymyra","sequence":"additional","affiliation":[]},{"given":"W.","family":"Kuzmicz","sequence":"additional","affiliation":[]},{"given":"W.A.","family":"Pleskacz","sequence":"additional","affiliation":[]},{"given":"J.","family":"Raik","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ubar","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(01)00092-0_BIB1","doi-asserted-by":"crossref","unstructured":"Santos MB, Simoes M, Teixeira I, Teixeira JP. Test preparation for high coverage of physical defects in CMOS digital ICs. Proc 13th IEEE VLSI Test Symposium (VTS), May 1995. p. 330\u20135","DOI":"10.1109\/VTEST.1995.512657"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB2","unstructured":"Sengupta S, Kundu S, Chakravarty S, Parvathala P, Galivanche R, Kosonocky G, Rodgers M, Mak TM. Defect-based test: a key enabler for successful migration to structural test. Intel Technology Journal Q1'99. Available on the Web (URL: http:\/\/intel.com\/technology\/itj\/q11999\/pdf\/defect_based.pdf)"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB3","unstructured":"Blyzniuk M, Pleskacz W, Lobur M, Kuzmicz W. Estimation of the usefulness of test vector components for detecting faults resulting from shorts in standard cells. Proc 7th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES'2000. Gdynia, Poland, June 2000. p. 527\u201332"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB4","unstructured":"SIA Roadmap. Summary for MR&DCAN'98 June 25, 1998"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB5","unstructured":"Mentor Graphics raises the bar on ensuring reliability testing of complex electronic systems with new Bist technology, available on the Web (URL: http:\/\/www.edtn.com\/TestandMeasurement\/prod014.html)"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB6","unstructured":"International Technology Roadmap for Semiconductors, 1999 Edition"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB7","doi-asserted-by":"crossref","unstructured":"Rao SR, Pan BY, Armstrong JR. Hierarchical test generation for VHDL behavioural models. Proc EDAC, February 1993. p. 175\u201383","DOI":"10.1109\/EDAC.1993.386480"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB8","doi-asserted-by":"crossref","unstructured":"Rudnick EM, Vietti R, Ellis A, Corno F, Prinetto P, Sonza Reorda M. Fast sequential circuit test generation using high-level and gate-level techniques. Proc DATE, 1998","DOI":"10.1109\/DATE.1998.655915"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB9","doi-asserted-by":"crossref","unstructured":"Soden JM, Hawkins CF. Quality testing requires quality thinking. Proc Int Test Conference, 1993. p. 596","DOI":"10.1109\/TEST.1993.470646"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB10","unstructured":"Maly W, Shen JP, Ferguson FJ. Systematic characterization of physical defects for fault analysis of MOS IC cells. Proc International Test Conference. Philadelphia, October 1984. p. 390\u20139"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB11","doi-asserted-by":"crossref","unstructured":"Shen JP, Maly W, Ferguson FJ. Inductive fault analysis of MOS integrated circuits. Proc IEEE Design and Test, December 1985. p. 13\u201326","DOI":"10.1109\/MDT.1985.294793"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB12","doi-asserted-by":"crossref","unstructured":"Blyzniuk M, Cibakova T, Gramatova E, Kuzmicz W, Lobur M, Pleskacz W, Raik J, Ubar R. Hierarchical defect-oriented fault simulation for digital circuits. Official ETW'2000 Proc IEEE Computer Society Press. Portugal, May 2000. p. 69\u201374","DOI":"10.1109\/ETW.2000.873781"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB13","doi-asserted-by":"crossref","unstructured":"Nigh P, Maly W. Layout-driven test generation. Proc International Conference on Computer Aided Design, 1989. p. 154\u20137","DOI":"10.1109\/ICCAD.1989.76925"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB14","doi-asserted-by":"crossref","first-page":"888","DOI":"10.1109\/43.229763","article-title":"Layout-dependent fault analysis and test synthesis for CMOS circuits","volume":"12","author":"Jacomet","year":"1993","journal-title":"IEEE Trans CAD"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB15","doi-asserted-by":"crossref","unstructured":"Chess B, Freitas A, Ferguson FJ, Larrabee T. Testing CMOS logic gates for realistic shorts. Proc International Test Conference IEEE, 1994. p. 395\u2013402","DOI":"10.1109\/TEST.1994.527981"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB16","doi-asserted-by":"crossref","unstructured":"Hess C, Weiland LH. Issues on the size and outline of killer defects and their influence on yield modeling. Proc Advanced Semiconductor Manufacturing Conference. ASMC, Boston (USA), 1996. p. 423\u20138","DOI":"10.1109\/ASMC.1996.558102"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB17","unstructured":"Kuo W, Kim T. An overview of manufacturing yield and reliability modeling for semiconductor products, vol. 87(8). Proc IEEE (available on the Web (URL: http:\/\/teaser.ieee.org\/pubs\/mags\/9907\/87proc08-kuo.html))"},{"issue":"1\/2","key":"10.1016\/S0026-2714(01)00092-0_BIB18","first-page":"182","article-title":"Estimation of the IC layout sensitivity to spot defects","volume":"32","author":"Pleskacz","year":"1999","journal-title":"Electron Technol"},{"issue":"9","key":"10.1016\/S0026-2714(01)00092-0_BIB19","doi-asserted-by":"crossref","first-page":"1223","DOI":"10.1109\/4.84938","article-title":"Physically realistic fault models for analog CMOS neural networks","volume":"26","author":"Feltham","year":"1991","journal-title":"IEEE J Solid State Crics"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB20","doi-asserted-by":"crossref","unstructured":"Hess C. Strategy to optimize the development, use, and dimension of test structures to control defect appearance in backend process steps. Proc Advanced Semiconductor Manufacturing Conference. ASMC, Boston (USA), 1994. p. 282\u20139","DOI":"10.1109\/ASMC.1994.588276"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB21","unstructured":"Hess C, Weiland LH. Novel methodology to include all measured extension values per defect to improve defect size distributions. Proc IEEE\/SEMI 1998 Advanced Semiconductor Manufacturing Conference, vol. 9, September 1998 (available on the Web (URL: http:\/\/goethe.ira.uka.de\/ddg\/lit_us.htm#HeWe98c))"},{"year":"1988","series-title":"CMOS3 Cell Library","author":"Heinbuch","key":"10.1016\/S0026-2714(01)00092-0_BIB22"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB23","unstructured":"Blyzniuk M, Cibakova T, Gramatova E, Kuzmicz W, Lobur M, Pleskacz W, Raik J, Ubar R. Defect oriented fault coverage of 100% stuck-at fault test sets. Proc 7th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES'2000. Gdynia (Poland), June 2000. p. 511\u20136"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB24","doi-asserted-by":"crossref","unstructured":"Blyzniuk M, Kuzmicz W, Lobur M, Panchak T, Pleskacz W. Graphical user interface of fiesta \u2013 software for faults identification and estimation of testability of VLSI circuits. Collection of scientific papers. Contemporary Computing in Ukraine CCU'2000. Lviv Polytechnic State University (Ukraine), Association for Computing Machinery (USA), 2000. p. 127\u201336","DOI":"10.1145\/352491.352513"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB25","doi-asserted-by":"crossref","unstructured":"Hess C, Weiland LH. Defect parameter extraction in backend process steps using a multi-layer checkerboard test structure. Proc International Conference on Microelectronic Test Structures. ICMTS, Nara (Japan), 1995. p. 51\u20136","DOI":"10.1109\/ICMTS.1995.513944"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB26","doi-asserted-by":"crossref","unstructured":"Kundu S, Sengupta S, Galivanche R. Test challenges in nanometer technologies. Official ETW'2000. Proc IEEE Computer Society Press, Portugal, May 2000. p. 83\u201390","DOI":"10.1109\/ETW.2000.873783"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB27","unstructured":"Kazymyra I, Blyzniuk M. The use of computer experiment design in circuit design: practical problems of application. Proc 7th International Conference on Mixed Design of Integrated Circuits and Systems, MIXDES'2000. Gdynia (Poland), June 2000. p. 209\u201312"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB28","unstructured":"Blyzniuk M, Panchak T. Development of the approach and software tools for estimation of usefulness of test vector components for detecting faults resulting from shorts in standard gates. Report on the research work, Warsaw (Poland), October 1999"},{"key":"10.1016\/S0026-2714(01)00092-0_BIB29","unstructured":"Blyzniuk M. Estimation of probability of different functional faults caused by spot defects in VLSI circuits. Report on the scientific research, Warsaw (Poland) \u2013 Lviv (Ukraine), March 1999"},{"issue":"6","key":"10.1016\/S0026-2714(01)00092-0_BIB30","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1147\/rd.276.0549","article-title":"Modeling of integrated circuit defect sensitivities","volume":"27","author":"Stapper","year":"1983","journal-title":"IBM J Res Develop"},{"issue":"1","key":"10.1016\/S0026-2714(01)00092-0_BIB31","first-page":"461","article-title":"Modeling of defects in integrated circuit photolithographic patterns","volume":"29","author":"Stapper","year":"1985","journal-title":"IBM J Res Develop"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000920?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401000920?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T13:45:12Z","timestamp":1733233512000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271401000920"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,12]]},"references-count":31,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2001,12]]}},"alternative-id":["S0026271401000920"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(01)00092-0","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2001,12]]}}}